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ShiDS SUBSYSTEMS
 
6.0 	 SMDS SUBSYSTEMS 
This second volume of a Study fcra Space Bose Multiple Signal Modasm contains 
the technical descriptions and development spocificatio-s for modules and subunits required to 
mechanize the Space Base Telecommunications System described in volume I of this report. 
This system has been designed with a maximum of commonality and modularity and, as a result, 
a minimum of central (or systems) controls. The eements comprising the Signal Multiplex 
Demultiplex System (SMDS) are virtually self-contained and require a minimum of systones 
description, 
Technical descriptions and specifications for the six moer building blocks used in 
the SMDS, appear in sections 7 through 12 of this report. The equipments which use thes 
building blocks as their component parts are the Pilot and Terminal Modem, Bose Level/Dock 
Level Interface Unit, the Video Camara Modem, and the Video Monitor Modem. The develop­
mant specifications for these pieces of equipment appear in this section. The material discussing 
system design problems and their resolutions have been previ,.aly dscribGd ;n 'voire I of 'h;5 
report, particularly in section 4.0. The remaining development specifications appearing in this 
section are for the coupling devices necessary for complete systems implementation (the VHF 
Main Bus Bidirectional Coupler and the UHF Signal Power Divider/Combiner specifications). 
6.1 	 DEVELOPMENT SPECIFICATIONS 
The following development specifications are provided as a part of this section: 
1. SMDS Pilot and Terminal Modem 
2. SMDS Bose Level/Deck Level Interface Unit 
3. SMDS Video Terminal (Camera Video Terminal) (Monitor Video Torminal) 
4. SMADS Bidirectional Coupler 
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SPIDS 
PILOT AND TEP14INAL MODEM 
DEVELOPMENT SPECIFICATION
 
'[flACGE 1 0of 3 ~r'v 
1.0 SCOPE
 
This specification describes the development design

goal and major performance specifications of a SMDS major rvdule
 
building block identified as the Pilot and Terminal Modem.
 
2.0 APPLICABLE DOCUMENTS
 
a. 	The guidelines, trade-offs,and functional descriptions
 
included as part of the SMDS Final Report shall be
 
considered as part of the Module specification.
 
b. 	SMDS Modulator Group Development Specification
 
c. 	SMDS Demodulator Group Development Specification
 
d. 	SMDS Wideband UHF Amplifier Development Specification
 
e. 	SMDS UHF Signal Power Divider/Combiner Development
 
Specification
 
3.0 ELECTRICAL PERFORMANCE SPECIFICATIONS
 
The SMDS Pilot and Terminal Modem serves four basic
 
functions. These are:
 
1. 	To receive,and demodulate both the SMDS master clock
 
signal and the loo clock signal.
 
2. 	To phase lock the loop timing signal to the master
 
clock signal.
 
3. 	To modulate and output the loop timing signal.
 
4. 	To compare the loop timing signal output with the
 
loop timing signal input for error conditions.
 
3.1 UHF Input Signal Interfaces
 
a. 	The Pilot and Terminal Modem shall accept a UHF VSB
 
modulated Master Timing Signal in the 300 to 500
 
MHz spectrum from the SMDS Main Bus UHF Power Divider.
 
b. 	The Pilot and Terminal Modem shall accept a UHF 
VSB modulated loop timing signal from the SMDS 
Main Bus UHF Power Divider. 
3.2 UHF Output Signal Interface
 
a. The Pilot and Terminal Modem shall provide a UHF
 
VSB modulated Loop Timing signal to the SMDS Main 
Bus UHF Power Combiner. 
fPF
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3.3 Interface Characteristics 
The Pilot and Terminal Modem shall have electrical
 
interfaces corrosponding to those defined for the individual
 
subunits comprising the unit. The conceptual Block Diagram shows
 
the interfaces of these subunit building blocks.
 
3.4 Phaselock Loop Requirements
 
The phaselock loop static phase error shall be less
 
than .1 radian.
 
The phaselock loop time constant shall be greater
 
than I millisecond and less than 100 milliseconds.
 
3.5 Size, Weight, and Power Consumption
 
The size, weight, and power consumption of the Pilot 
and Terminal Modem shall be consistent with the recommended 
mechanical and maintainability guidelines recommended for the, SMDS 
and within the packaging and interconnection constraints imposed 
by the redundant integral subunits which comprise the SMDS unit. 
3.6 Redundancy Requirements
 
The subunits which comprise the Pilot and Terminal
 
Modem shall incorporate block redundant subunits in such a manner
 
as to allow required switching of units and individual replacement
 
of failed units on a non-interference basis with operating basis.
 
The size, weight, and power consumption requirements for this unit
 
(Paragraph 3.5) shall include packaging, weight, and power con­
siderations for implementing the redundancy and associated switching
 
igplementation described in the SMDS Final Report.
 
3.7 Miscellaneous Design Guidelines
 
The Pilot and Terminal Modem development specifications
 
must be considered flexible in terms of developing a totally inte­
grated SMDS design. Trade-offs not considered or problems not
 
recognized in this conceptual phase of the SMDS study may require
 
deviations from the specifications stipulated above.
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SMDS VIDEO TERMINAL DEVELOPMENT 
(VIDEO CUiIERA TERMINAL) 
(VIDEO MONITOR TERMINAL)
 
DEVELOPBENT SPECIFICATION
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1.0 SCOPE I 
This specification describes the design goals and ma)or
 
performance specifications of two SmDs major modules identified
 
as SMDS Camera Video Terminal and as SMDS Monitor Video Terminal.
 
2.0 APPLICABLE DOCUMENTS
 
a. 	 The guidelines, trade-offs and functional descriptions
 
included as part of the SMDS Final Report shall be
 
considered as part of the Module Specification.
 
References cited in the Final Report shall be used
 
for developmental guidance.
 
b. 	 SMDS Modulator Group Development Specification
 
c. 	 S14DS Demodulator Group Development Specification
 
3.0 ELECTRICAL PERFORMANCE REQUIREMENTS 
The SMDS Camera Video Terminal consists solely of a
 
SMDS Modulator Group co-located with its associated color camera
 
or other color television video signal source interface; ie.,
 
ground to space link video interface. The S11DS Monitor Video
 
Terminal consists solely of a SMDS Demodulator Group co-located
 
with 	its associated color television monitor or other color
 
television signal processing interface; i.e., video recorder or space 
to ground video link interface unit. Appropriate mechanical 
mounting provisions of the SMDS Modulator and Demodulator Groups 
for Video Terminal applications shall be provided at the associated 
camera and monitor equipments. Electrical Performance Requirements 
of the Camera and Monitor Video Terminals are identical to those 
of the SMDS Modulator and Demodulator Groups, respectively. These 
specifications appear in sections 7.0 and 8.0, 
PACE 	 RFV
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SIYS .... LEVEL 
INTERFACE UNIT
 
DEVELOPmINT SPECIFICATION 
1.0 SCOPE
 
This specification describes the devleopment design goals
 
and major performance specifications of a SMDS major Module building
 
block indentified as the Base Level/Deck Level Interface Unit.
 
2.0 APPLICABLE DOCUMENTS
 
a. 	The guidelines, trade-offs, and functional descriptions

included as part of-the SVDS Final Report shall be
 
considered as part of the Module specification.
 
References cited in Final Report shall be used for
 
developmental guidance.
 
b. 	SMDS Modulator Group Development Specification
 
c. 	SMDS Demodulator Group Development Specification
 
d. 	SMDS Wideband UHF Amplifier Development Specification
 
e. 	SMDS UHF Signal Power Divider/Combiner Development
 
Specification
 
3.0 ELECTRICAL PERFORMANCE REQUIRE4ENTS
 
The SMDS Base LeveJ/Deck Level Interface Unit serves
 
five basic functions as a deck level equipment assembly. These
 
are: 
a. 	To demodulate UHF VSB modulated telecomunications
 
signals (telephone, intercom and digital data)
 
originating at other space base deck levels.
 
b. 	To distribute UHF VSB modulated television signals
 
originating at other space base deck levels to deck
 
level Video Monitor Terminals.
 
c. 	 To VSB modulate baseband telecommunications signals
 
originating at the deck level (telephone, intercom
 
and digital data) on separate UHF carriers for coupling
 
to the main SM1DS distribution bus for distribution
 
to remaining space base deck levels.
 
d. 	To combine -VSB modulated UHF television carriers
 
originating at deck level Camera Video Terminals
 
with other UHF VSB modualted telecommunications sig­
nals originating at the deck level for coupling
 
to the main SNDS bus for distribution to remaining
 
space base deck levels.
 
e. 	To demodulate master "READ" and "WRITE" clock signals
 
appearing on main SMDS distribution bus for operation
 
of the deck level rime division multiplexing tele­
communications equipment (telephone, intercom, and
 
digital).
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3.1 Baseband Inout Interfaces
 
The Base Level/Deck Level Interface Unit shall accept
 
baseband signals from the following SMDS equipments:
 
a. 	Central Telephone flectronics- PAM (time division
 
multiplexed) deck level telephone audio dialing and
 
supervisory signals. ­
b. Central Intercom Electronics- PAM (time division
 
multiplexed) deck level intercom audio and supervisory
 
signals.
 
c. 	Digital Stations- Bi-level digital data (time division
 
multiplexed) signals.
 
These three baseband TDM information signals interface directlv with
 
corresponding StDS Modulator Groups which constitute the "baseband"
 
send Signal Processing section of the Base Level/Deck Level Inter­
face Unit.
 
3.2 UHF Input Signal Interfaces
 
a. 	The Base Level/Deck Level Inerfece Unit shall accept
 
a 300 to 500 MHz input signal spectrum of VSB modulated
 
frequency division multiplexed television signals from
 
the deck level Camera Video Terminals via the deck
 
level signal distribution cable.
 
b. 	The Base Level/Deck Level Interface Unit shall accept
 
a UHF VSB modulated Master Timing "READ" Sicnal
 
in the 300 to 500MHz spectrum form tne SMDS Main Bus
 
"Send Line" UHF Bi-Directional Coupler Group.
 
c. 	The Base Level/Deck Level Interface Unit shall accept
 
a 300 to 500 J z input signal spectrum from che SMDS
 
Main Bus "Receive Line" UHF Bi-Directional Coupler
 
Group for recovery of telecommunications and "WRITE"
 
clock VSB modulated UHF channels originating fron all
 
other space base deck levels and Pilot and Terminal
 
Modems respectively.
 
3.3 Baseband Output Interfaces
 
The Base Level/Deck Level Interface Unit shall provide
 
baseband signals to the following SMDS equipment.
 
a. 	Central Telephone Electronics- PAM (TDM) Space Base
 
telephone audio, signaling and supervisory signals
 
in addition to READ and WRITE master clock signals.

b. 	Central Intercom Electronics- PAM (TDM) Space Base
 
intercom audio and supervisory signals in addition
 
to READ and WRITE master clock sicnals.
 
c. 	Digital Stations- Bi-Level digital data (TDM) signals
in addition to READ and WRITE master clock signals.
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3.4 UHi Output Sianal Interfaces
 
a. 	The Base Level/Deck Level Interface Unit shall provide 
a 300 to 500 MHz output signal spectrum of VSB anplit­
ude modulated UHF telecommunications channels orig­
inating at the deck level forcoupling to the Main 
Bus for distribution to remaining space base dock 
levels, 
b. 	The Base Leve)/Deck Interface Unit shall provide
 
a 300 to 500 MHz output signal spectrum of UHF VSB
 
modulated carriers appearing on the Main Bus Receive
 
Line (:rom Receive Line Coupler) to the deck level
 
Video linitor Terminals via the deck level UHF tele­
vision monitor distribution cable.
 
3.5 UHF Output Level and Level Equalization
 
The Base Level/Deck Level Interface Unit shall have
 
provisions for UHF signal output level adjustment (composite UHF
 
output signal levels appearing at the UHF signal port described in
 
3.2 	above) in 1 dB steps over the range of -5 dBm to -30 dBm.
 
This 25 dB level ad3ustment is intended to provide for equalization
 
of signal levels as signals are coupled onto the -mainbus at deck
 
levels between main line amplifier locations. Signal amplitude
 
adjustments at each Base Level/Deck Level interface unit are made in
 
such a manner as to ensure that individual signal levels appearing
 
at the input to the main line amplifiers are within ±1 dB of the
 
main line amplifier optimized signal input level. It is recom­
mended that level adjustment be accomplished by manual gain control
 
of the output buffer amplifier using a passive interstage current
 
controlled attenuator similar to that described in the SMDS Main
 
Line Amplifier functional description given in section 4.2.1.4 of
 
the Final Report.
 
3.6 Interface Characteristics
 
The Base Level/Deck Level Interface Unit shall have electri­
cal interfaces corresponding to those defined for the individual
 
subunits comprising the unit. The conceptual Block Diagram shows
 
the interfaces of these subunit building blocks.
 
3.7 Size, Weight and Power Consumption
 
The size, weight and power consumption of the Base Level/
 
Deck Level Interface Unit shall be consistent %iith the recommended
 
mechanical and maintainability guidelines recommended for the SMDS and
 
within the packaging and interconnecting constraints imposed by the
 
.redundant integral subunits which comprise the SMDS unit.
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3.8 RedundancyRqu!irements
 
The subunits which comprine the Base Level/Deck Level 
Interface Unit shall incorporate block redundant subunits in such a 
manner as to allow required switching of units and individual re­
placement of failed units on a noninterference basis with operating 
units. The size, weight, and power consumption requirements for 
the unit shall include packaging, weight, and power considerations 
for implementing,the redundancy and associated fault/manual transfer 
implementation described in the S4DS Final Report Redundancy 
Implementation Recommendations. 
3.9 Fault Monitoring
 
Suitable indicators shall be provided on the Base Level/
 
Deck Level Interface Unit to indicate the operating mode and condi­
tion of subunits which comprise the unit.
 
3.10 Miscellaneous Design Guidelines
 
The Base Level/Deck Level development specifications must
 
be considered flexible in terms of developing a totally integrated
 
SMDS design. Trade-offs not considered or recognized as problems
 
in this conceptual phase of the SMDS study may require deviations
 
from the specifications stipulated above.
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SMDS BI-DIRECTIONAL COUPLER
 
DEVELOPMENT SPECIFICATION
 
of 3v 
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1.0 SCOPf 
This specification describes the performance re-jurements
 
of a SMDS functional building block identified as a UHF BI-Directonal
 
Coupler. 
2.0 APPLICABLD DOCUMENTS
 
The guidelines, trade-offs,and functional descriptions in­
cluded as part of the SMDS Final Report shall be considered as part
 
of this subunit specification.
 
3.0 ELECTRICAL PERFORMANCE REQUIREMENTS
 
The UHF Bi-Directional Coupler is a passive (reactive)

signal coupling device that is used in the SPIDS to couple and sample
 
modulated UHF carriers on and off the SMDS wideband distribution
 
cables. Their primary application is coupling signals on and off
 
the Space Base main distribution bus at each deck level. In addition,
 
the couplers are used at each deck level Video Terminal to couple

television camera and monitor signals on and off the deck level UHF
 
video signal distribution cables. Additional uses are found at the
 
Rotar, Joint Electronics fon signal coupling and isolation application.
 
3.1 Frequency Range and Amplitude Response
 
The UHF Bi-Directional Coupler shall exhibit a flat amp­
litude response for both mainline and coupled arms within 40.5 dB 
over a minimum frequency range of 300 to 600 MHz. 
3.2 Coupling Characteristics
 
The coupler shall be a four port device with two mainline
 
ports and two coupled arm directional ports. The coupled arms shall
 
exhibit a minimum directivity of 30 dB over the specified frequency
 
range for main line signals flowing in opposite directions through
 
thp main line connections. The coupling between main line and
 
coupled arms shall be 6 dB +0.5 dB. Main Line insertion loss shall
 
not exceed 0.6 dB.
 
3.3 Impedance Characteristics
 
The coupler port impedances shall be 50 ohms with a
 
maximum VSVW of 1.3 to 1.
 
3.4 Power Handling Capabilities
 
The unit shall be capable of processing signal levels of
 
1 watt maximum without damage. 
P 2ZFVJ
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3.5 	 Si~a and Weicht Characteristics 
The coupler shall be of cvbminiaturo dsqn wtth mcirun 
dimensions 	of 2" x 1/2" and a maximum weight of 2 ounces. 
3.6 	 Miscellaneous Design Guidelines
 
1i-Directional couplero with the above chractoristics
 
are currently available and, therefore, developeint offort for this
 
item is considered to be minimal.
 
SMDS UHF SIGNAL PO.7PER DIVIDER/COIBINER
 
DEVELOPM4ENT SPECIFICATION
 
1.0 SCOPE 
This specification describes the performance requirennts 
of SMDS functional building blocks identified as UYF Signal Pooer 
Divider/Combiners. 
2.0 APPLICABLE DOCUMENTS
 
The guidelines, trade-offs and functional descriptions in­
cluded as part of the Final Report shall be considered as part of this
 
subunit specification.
 
3.0 ELECTPICAL PERFORMANCE REQUIREMENTS
 
The UHF Signal Power Divider/Combiner is a passive (reac­
tive) signal splitting and summing device that is used in the SMDS to 
combine (sum) or split (divide) the wideband UHF signals appearing 
throughout the telecommunications system for simultaneous or indepen­
dent signal processing depending on the direction of signal flow 
through the single "common" port of the device. As a divider, it 
produces duplicate but attenuated replica of a single UHF input signal 
spectrum at each of its output ports. (In the case of the SMDS, the 
number of input/output ports are two or eight.) As a combiner, the 
device produces a composite but attenuated replica of signals applied
at each of its independent input ports at the com on signal output 
port. The unit is used in the Base Levcl/Deck Level Interface Unit 
(8-way divider/combiner), SMDS Main Line Amplifier, Pilot Terminal 
Modem and at the SMDS Rotary Joint Electronics.
 
3.1 Frequency Range and Amplitude Response
 
The UHF Signal Power Divider/Combiner shall exhibit a flat 
amplitude reponse at output ports (port) within +0.2 dB over a mini­
mum frequency range of 300 to 600 MlIz. 
3.2 Insertion Loss
 
The Divider/Combiner units shall exhibit a maximum internal
 
dissipative insertion loss above theoretical power division loss of
 
0.5 dB for two way divider/combiner units and 1.5 dB for eight way
 
units. 
3.3 Port-to-Port Isolation
 
The output (input) port-to-port isolation shall be 30 dB
 
minimum across the specified frequency range.
 
3.4 Input/Output Impedance Characteristics
 
The Divider/Combiner shall exhibit a 50 ohm terinating
impedance at each device port with a maximum VSWR of 1.3 to 1 over the 
specified frequency range.
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3,5 	 pewor 11andlingT Capability 
The device shall process componzite signal levels.to I
 
watt without damage.
 
3.6 	 Size and WeiSht Characteristici
 
The units shall be designed for minimum size and weight
 
and shall not exceed the following limits: 
2-1ay (with connectors) 
Size: 1.0 x 1.5 x 0.75 inches W1eight: 2 ounces 
8-Way (Printed Circuit)
 
Size: 2.0 x 2.5 x 0.75 inches Wej.ght:4 ounces
 
3.7 	 Miscellaneous Design Guidelines
 
Reactive subminiature power divider/combiners with the
 
above characteristics are currently available and, therefore, develop­
ment effort for these units is considered minimal.
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SECTION 7.0
 
SMDS MAIN LINE AMPLIFIER
 
7.0 SMDS MAIN LINE AMPLIFIER 
7.1 ACCOMPLISHMENTS 
This study has resulted in a recommended configuration for a SMDS Main Line 
Amplifier which will meet the overall main line amplification requirements needed to achieve 
desired SMDS performance. The functional description of this unit is provided in Volume I, 
section 4.2.1.4, of this report. _ 
The distribution and control of wideband telecommunications signals throughout 
Space Base required the investigation of many different system implementation techniques. Any 
particular implementation scheme studied had certain advantages over the other, but almost 
always in a different respect depending upon which parameter or system characteristic was under 
The use of multiple transmission lines for instance, to independently orocass thexonsideration. 

2'arious Space Bose telecommunications signals, wals the subject of a comprehensive trade srudy
 
(details of which have been summarized in section 4.0). This approach demonstrated that actual 
hardware implementation to achieve desired performance was simpler if time division multiplex 
(TDM) signals were processed separately from frequency division multiplex (FDM) signals. This 
approach also provided a degree of redundancy that obviously is not an inherent feature of a 
common or single distribution bus approach, which was ultimately selected for implementing the 
recommended Baseline S/stem. 
It was recognized early in the study, and subsequently concluded, that Space 
Base video distriburtion requirements (aspecified minimum of 20 video channels requiring a 
minimum of 6 MHz bandwidth) would have a major impact on the evolution of a final system 
design. If an optimal system configuration was to even be approached within some of the overall 
SMDS major design constraints (size, weight, complexity, and minimum power requirements 
along with maximum sysrem reliability, component commonality, and performance) it became 
apparent that the SMDS video distribution requirements must necessarily influence final system 
design. 
A major design consideration, that required resolution, was rokin6 the selected 
TDM audio and digiial signal distribution techniques compatible with FDM video distribution so 
.,as not to require separate types of equipments for each type of signal. In other words, the 
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selected approach was to achieve maximum equipment commonality and compatibility in order to 
minimize unique pieces of hardware. System reliability was postulated on incorporating block 
redundancy of these common building blocks and system availability was anhanccd by minimizing 
the number of unique spare modules needed for system maintenance. 
The problems of wideband signal distribution through cable systems carrying video 
signals have become more and more a concern of the CATV industry, which is constantly being 
faced with increased performance demands. These problems are similar to those encountered in 
the SMDS wideband cable distribution system, due to the large number of wideband modulated 
UHF carriers that must be distributed throughout the Space Base. The TDMFDM compatibility 
problems,unique to the SMDS systerndo not significantly affect the design of tile SMDS Main 
Line Amplifiers, since these compatibility interfaces occur at the SMDS Modulator/Demodulator 
Group interfaces and are discussed in section 4.2.5.2 and 4.2.5.3, respectively. It follows, 
that the problems of signal distribution throughout Space Base can be considered essentially 
independent of the type of modulation appearing on the individual frequency division multiplexed 
UHF carriers. 
The study has selected active signal amplification in the main distribution line 
over passive distribution. Primarily, this is from the standpoint of maintaining the relatively high 
signal-to-noise requirements (>40 dB) imposed on the system by the television equipments. Ade­
quate design margins were not possible when a strictly passive system was studied for the "Y" 
Space Base concept nor was the desirability of sysrem configuration flexibility considered ade­
quate for a passive distribution system. 
The entire problem of signal distribution in any system from one point to another Is 
signal attenuation or loss. In a wired system such as the SMDS, it is not possible to overcome all 
system losses by using a single high-gain amplifier; especially, due to the distributed nature of 
the SMDS which has signals both originating and terminating at many locations simultaneously. 
It becomesnecessary to use the concept of repeater amplifiers to overcome signal losses as the 
signals are muted over various paths throughout Space Base. As pointed out earlier in section 
4.2. 1.1, the cascading of these amplifiers results in signal degradation due to noise and signal 
distortions generated internally by each individual amplifier. 
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7.2 PROBLEMS 
The SMDS Main Line Amplifier is categorized as a major module building block of 
the Space Bose Telecommunications System. The major implementation problems to be considerc-d 
in the design of the Main Line Amplifier are primarily those itemized below: 
a. Main Distribution Line Design Considerations 
b. Gain and Slope Control Considerations 
c. Redundancy Implementation 
d. Size Weight and Power Considerations 
These problems and the designers approach to the resolution of these problems are addressed 
separately in sections 7.3.1 through 7.3.4, respectively. 
7.3 RESOLUTIONS 
7.3.1 Main Distribution Line Design Considerations 
The function of the SMDS Main Distribution Line is to assure that information 
signals originating at one Space Base deck level arrives at all other deck levels with sufficient 
amplitude and minimum signal degradation to provide high-quality telecommunications capa­
bility, both to and from any point within Space Base. The wideband nature of the telecommuni­
cations signals, to be routed around Space Base, imposes stringent performance on the main bus 
distribution lines and amplifiers. Implementation trades have shiown that coaxial cables of a 
subminiature variety (see Transmission Media discussion, section 2.5) offer the most advantages 
for Space Base application. The primary consideration in choosing the subminiature cable was 
that active amplification in the main line bus could be used to boost main line signal levels at 
selected locations within the Space Base. As a result, the additional attonuoation of subminiature 
cables compared to larger and bulkier low-loss cables can be overcome with these line amplifiers. 
Main line amplification provides a means of reducing the signal level variations that would 
appear on the main bus if periodic gain compensation was not employed. It is possible to design 
arid build demodulation units which will operate with automatic gain control circuits that can 
operate over ranges in excess of 60 dB. However, :t is intended that the signal levels on the 
main bus not be required to approach this level variation, since deck level UHF distribution 
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losses result In the need for oven meore demodulator dynamic range. Those dynmnlc ranges even 
become larger unless smOnmans of equalizing caflOr-to-oarrler leavl variaions such that all 
carriers appear at a demodulator at approximctoly the sama level reardleos, of wha they 
originated. 
Although signal level variations of 20 to 30 di can be tolerated on the main bus, 
individual signal-to-signal level variations of 10 dB maximum have been determined to be a 
realistic design goal. Analysis of a total passive main line distribution system has shown that this 
signal level variation, even assuming the use of a very low-loss transmission cable (0,50-inch 
diameter or more) is not feasible. Signal levels on the bus, to provide a main line signal-to­
noise ratio of 50 dB, requires levels on the order of 100 milliwatts (+20 dtrn) at a modulator 
output compared to less than I milliwatt if active main bus amplification is utilized. The 
additional complexity and performance requirements placed on the widcband ultra-linear UHF 
amplifiers required to process these higher levels, is outweighed by the advantages of usig lower 
levels and main line amplification from a hadware development point of view and from EMI 
considerations. 
Systemdosign objectives must be directed toward meeting the minimum allowable 
signal-to-noise ratios and holding intermodulation and cross-modulation distortion levels below 
maximum tolerable levels. 
Extensive subjective testing, conducted within the television industry, has shown 
that what might be described as studio quality video transmission can be achieved if the main 
distribution bus and deck level interface units can deliver signals to the demodulators with the 
following ratios: 
Signal-To-Noise Ratio (4.5 tMI-z) 
Cross-Modulation Ratio 
Intermodulation Ratio 
Hum-Modulation Ratio 
50 dB 
60 dB 
60 dB 
60 dB 
(40 dB Min) 
While somewhat flexible, the above design objectives ar based on the results of-C 
long serios of cormplex subjective tests conducted in the post several years by the commercial 
television industry and conform to present system design objectives esteblished for current 
-ornmunity cabl television distribution systems. The t*.r major consideratior affecting the 
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above established parformance criteria are: (1) thermal noise lo.,els present in the system atd 
(2) amplifier output overload levels which determines the into'moduloti n or output distortion 
introduced into the system by the cascaded main line amplifiers. 
7.3.1.1 	 System Thermal Noise Effects 
Thermal noise imposed on a video signal appears as "snow" in the background of 
the video monitor picture presentation. The problem in the syslen design is to keep the thermal 
noise sufficiently lower than the desired video signal level so that the picture presentation mets 
studio-quality performance. The principle source of thermal noise in a closed circuit system 
above theoretical levels, is from the active lina amolifiars that ore operated in series with the 
main transmission line. These repeater or line amplifiers contribute noise to the signal passing 
through it by an amount equal to the amplifier noise figure, which is lgenerally expresscd in 
decibels. The citput noise power of an amplifier is rho sum of ihe amplifier gain (0dB), no!e 
figure (FdB), and available input noise power [(kTB)dBml. 
No = G-+ F + kTB 
where:
 
No = Amplifier'noise output power in dhmn
 
G Amplifier gain in dB
 
F Amplifier noise figure in dB
 
(kTB)dB'n = 10 log k + 10 log T + 10 log B
 
k = Boltzmann's Constant
 
= 1.38 x 10-23 joules/OK
 
= 198.6 dn/,A/llz
 
T = Absolute Temperature
 
2730K + 500C = 3230 K
 
B ='Video Bandwidth
 
= 6.0 MHz
 
LTB = -19.6 dBm + 25.1 dB +67.7 dB
 
kTB = 105.8 dfm
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The noise output of a single amnplifier Is thnn (=suming a t 4inol oweplierIn 
15 dB and noi0 figure of 0 d) 
N = 15 dB + 10lB - 105 dBm -80 d -
The signal level at the output of the rrpllfler must then eorcod the thennal noise level by 50 ds 
for a 50 dB signal-to-noise ratio, or have a signal output level of -30 dlm. 
Since the distribution system consists of more than just one anplifler in tha signal 
path there is a build up of noise power at amplifier outputs. In the excmola above for a slighe 
amplifier (with a given noise output power), a series of these amplifiers will contribute on equal 
amount of noise to the system assuming all amplifiers aro operating with the some gain and hove 
the same noise figure. This results in a cascaded amplifier noise level degredation factor K 
which can be shown to be equal to: 
K - 10 log n where K is the increase in nols loal at th 
output of n amplifiers exoressed in da. 
Thus, for a series of cascaded amplifiers, it is necessary to take into account the incroas= of 
system thermal noise by the factor K. For the case of 10 amplifiers in cascade co.tpared to only 
ore single amplifier, it is necessary to increase the minimum amplifier output signal level from 
-30 dBrm to [-30 dlm + 10 log 10] or a -20 dBm signal level to maintain the desired 50 dB signol­
to-noise ratio. 
7.3.1.2 System Amplifier Overload Effects 
It would seem at first, that the above described noise degradation duo to cascading 
amplifiers could be overcome merely by increcsing the bus signal level to maintain the signal 
50 dB above the noise, regardless of whether one or more amplifiers are connected in cascade. 
The absolute main bus signal maximum output becomes a limitation however, in that present 
state-of-the-art (and that in the near fu).does~not provide thehigh power output, ultra­
linear amplifiers needed for main line amplification. There is presently considerable develormn t 
activity in this aroa by the semicondtictor industry. Currently, the industry is producing thin 
film ultra-linear amplifiers with moderate output power of the typo needed for Space 8'ze 
application:. Although the 300 to 500 Vdz range has not baen made available at this time, 
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similar amplifiers covering this frequency bond ore now under developpment; bit still, their output 
powers will be limited to something on the order of a few milllwvotts. The perfo onca paoroter 
limiting signal output power is amplifier linearity. Whereas high-level distribution could 6a 
advocated, the distribution system intormodulalion and cross-modulation r.quiroman.ets more than 
likely could not be met at the millwatt power levels espociallwhon as trony as 30 widebnd 
multiple carriors ore anticipated. An Important consideration in establishing a main bus signal 
level, Is to set the maximum distribution bus level below that level which produces undesirable 
internodulotion and cross-modulation distributions in the bandpass of any of the multiple signal 
carriers. 
The presence of extraneous single frequency and/or cross-modulation effects can 
produce a very noticeable pattern on a Television screen. These extraneous single frequencies 
ore produced as beat products between the various carriers present on the system transmission bus 
or by a cross-modulation offect, where the modulation on one carrier is imposed on the modula­
tion of another. Where beat products fall outside the transmission spectrum or in ground bonds 
there is no problem with these interferences. However, when they appear inbond, amplifier 
linearity must be such that their level is far enough below the desired signals as to make their 
presence indistinguishable. 
Various studies have been performed which show that the amount of interference 
that can be tolerated in the received video channel varies widely as a function of the portion 
of the band in which it appears. Primarily the most sensitive portions of the video spectrum are 
near the carrier, about 1 MHz away from the carrier and at 3.58 MHz which is the color 
subcarrier frequency in the NTSC system. Although it has been possible in the past to minimize 
the effects of these interference signals through judicious carrier frequency selection (six video 
chotrels or less), this approach is totally unfeasible in a system requiring 30 channels or more. 
The overall system performance must be obtained by using amplifiers which display the necessity 
linearity without regard to special frequency assignments. In the case of Ihe SMDS frequency 
assignments however, second order intermodulation effects have ben avoided by choosing a 
singlo frequency band where all operating carriers are within a one octave band (2:1 frequency 
range of 300 I0 600 MHz. As a result, the lin.aarity of the wideband amplifiers must be actually 
concernd with third order offocts namely intermodularion and cross-modulation. 
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As indicated earlier, It wet stcd that wkkoband orfqdifiers haove tnen prduced 
which exhibit the required intemnodulation and crom -adulation performance as re-quicd fer this 
Space Base application. 
Just cs for the ccso o naisebuild-up in coscaded vllffers and the need to Increco­
main bus signal levels to overcome this noise, It is necssary to derata the single amplIfier 
nonlinear distortion prformnce charcteri tics for a cascade of thesm amplifiers. If a single 
amplifier has intermodulation products down 80 dB from the desired signal output levol for a 
given output level, than a cascade of 10 of these amplifiers will have croi-modulotion products 
at only 60 dB below the desired outut signal duo to the fact that for a quantity of N amplifiers 
in cascade, the cross-modulation ratio will incrauso by direct addition on a voltage basis of 
cross-modulation productst 
Cross-modulation (N Aruplfiers) Cross-modulation (Single Amplifier) 
+ 20 log N 
Howevor, it is possible to maintain disortilon products at tho level of a single anplfier for a 
series of cascaded omplifiers by reducing the ompliflers output levels in a ratio of I dB level 
reduction to 2 dB reduction in cross-modulation. Stated in another way, for a well behaved 
amplifier, cross-modulation products decrease 2 dB for every I dB decrease in output level. 
Therefore, by operating a widoband amplifier which will provide output signal levols of -20 dfli 
and intormodulations 80 dB down, a 0 dBm outpust level would result in distortion products at 
-60 d~m. 
It can be seen from the above discussion that cascading end signal level of 
widoband amplifiers ploy an important role in specifying wideband amplifier performance, and 
correspondingly in choosing main bus signal levels. 
7.3.1.3 Selection Of Optimum Main Bus Levels 
The cumulative effects of thermal nolo build-up and output power level reduction 
required to maintain a high quality tronsmlrion !n a series of cascadoed amplifior is depleted in 
flOurn 7.3.1.3. The lower figure cuve chox the Ir.as of a..llior noise input levels L ue 
num-or of cascaded aplifics (asm. Identical "oRmlofrc with 10 d5 notse hfuie gain a 15 difi. 
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Figure7.3.1.3. SMDS Mdin Distrfl: ton DvuDerctlng Dkgram 
The requlrod 50dB main bus ti~ol-to-mslso ratio Isplotted above the ctscoged cnt;211lfir Ieht 
output lovl. This plotted line reprc4sen the nirri.u plfior ouJtput Iltnal lQvel thc Can 
support the main tolecomrnlcatlons bus requirements. Shown oove this line is the coscod d 
output level degradation curve which ass m s aO0 dln sin le amplifier outnut level with 
distortion products down 60 dB. By rot alloving output letols to exceed this indicatod upponaa.t 
maximum output level boundary, distortion prvducth can-be maintained 60 dR below output signals 
and therefore, met system design objectives. 
The optimum system level is not necassarily sat at equal safety Tmorgn from the 
maximum signal overload point and the minimum signal-to-noiso ratio objective. Experience has 
shown that overload is much more critical than noiso in establishing system p-rformance, The 
overload margin from what could be termed excel lent video transmission to totally unsatisfactory 
is on the order of 5 to 8 dB. This corresponds to a noio (signal-to-noiso) degradation of 15 dB, 
assuming that the manximun number of amplifiers to ho cascaded in the system would be on the 
order of 10 for most of the proposed Space Base configurations. As son (rom figure 73, 1.3, 
amain bus level of -15 dBmn would provide an equal ovorlood/noisa margin of 2.5 dB. Dy 
moving this main bus level down to -20 Lm, it provides less noise margin in favor of a greater 
overload margin and could represent a more realistic main bus level. The final optimum bus 
signal level will be a factor which must be ultimately determined during the fihal prototype 
system implementation but for present purposes, a lovel of -15 d[rn on the main bus will be 
assumed. This correlates to a total composite muiticarrior power level of oppro/imotely 0 a m: 
[-15 dBm + (30 x 0.032mW) = ImI or 0d nl. 
7.3.2 Gain and Slope Control Considerations 
Tha method of gain and slope control implemented in a main line amplifier design 
will nacesarily be the result of several cor-promiis.. As discused in the previous suction, noli 
and distortion are the primary factors in setting thliperforraance capabilities of o-pcnticular 
amplifier. The method of gain and slope control Implementation have considerable Impct on 
the noise and distortion produced by an amplifier. 
It can be shown by analysis, that Inc Optimum gain for an individual aniglifler 10 
,overcome the maximum cable loss and achieve the longt distribution system usin.g hese 
Omplifiers In cascade ,.ould require an a-mplifier with a VaIn of 8.69 dB. Sirc te intent in 
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the SMDS Is rot to achieve the longest coscaded tySat&r usitng ultra low-",os table but to ctshee 
other lymtm Pam aters (such as size, walgM, power coisu'mnsten ccfwnor-ait'j, mid folr) 
It is necessary to choose amplifier gains which allow for wider spcin3 of omrpliflie; tt'us, 
resulting in a reduction in the number of oan-lifirs required. 
Widehond olid cnspilfors itth gains in oxcess of 410 dR over octavo bandwidths 
imporse design p-oblems that do not hove feasible solutions. This leave, reolihxaob Gain in the 
range of approximately 10 to 30 dD. Modeling of the "Y" Space Base concept, has sho-w that 
there are requirements for gains nominally in the 15 to 25 dB range. This necessorily calls for n 
amplifier consisting of mere than oe stago and, in Fact, for a thin-film integrated circuit con­
figuration, a 30 dB amplifier with a push-pull output configuration uses four stages. 
If gain control of an omplifJar ware achieved through the usa of fixed attenuation 
pads placed on the input or output of a flat fixed gain amplifier, two distinct affects would be 
noted. A pad on the input would degrade the amplifier noise figure by on amount equal to the 
pad loss. Placing the some pad on the amplifier oulput does not affect the overall amplifier 
noise figure; however, the amplifier overload level is decreased. Both affects result in decreased 
amplifier dynamic range and has resulted in designs that use interstage gain control and slope 
cqualization. In this mannor it ispossible to realize a low noise, low distortion amplifier which 
can meat system requirements. 
The proposed implementation of the gain control and slope control using passive 
voltage contolled "bridged tea" networks, results in gain and slope controls which introduce 
negligible intermodulation or cross-modulatron distortion. The variable elements in these 
networks ore currently available PIN diodes, that have the characteristics of an almost perfect 
variable rsistor with achievable astenuation ranges of 30 dg. 
Refer to sections 4.2.1 .1 and 4.2, 1.3 oF the Baseline system description and the 
discussion on active microwave filters under the SMDS Group Demodulator preselect filter 
discussion in section 4.2.5.3 fo, odditional information on gain and slope equalization. 
7.3.3 Redundancy Implementation 
The requiromint for operating mainline amplifiers with automatic switching of a 
block redundant standby unit (in case of on-line amplifier failura), to meet system reliability 
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resqsiratneonts, lmpie; futher constrants "n the cnViflw &l. The cep- ddesn 
proposed fhat theno block redundoni "eP~ifos be fed in wrlld via o wrY wat d~vdte, 
The output of the good amplifier would then be connected to the main bus by moo rs of a lid, 
stote SPOT diode switch, or by means of a two way power corbiner. In either ease fu.thc4 stu y 
must be mode to determine the best appr-och. In cerm of fallure, a switch oprowtin wider tfhe 
conitrol of a pilot signal lovl detector would connect the starsdby amlfiar to the iin bus and 
simultaneously apply power to that unit and remove pow& from the foilod unit. In the case of 
the two amplifiers oporoting into a power combiner, that fault detector would apply power to th" 
standby unit ard remove power from the foiled unit. The on-line unit would then componsato for 
additional losses caused by combiner mismatching duo to the failed unit with Its automatic gain 
control circuits. The approach, it is believed, would cause impedance mismotching problens 
with associated main line signal refloctions that cannot be easily compensated du to the 
impedance changes which occur at on omaplifier output port in the powered erd unpowored states. 
For the some reasons and the additional consideration of noise figure degradation, the use of the 
power divider on the ompliFier input port could be a dasign risk. The pre:ent avoilability of 
solid-state diode switches with a possible 60 dD of isolation would make switching of both input 
and output the perfect approach with the only disadvantage of the somewhat lower reliability of 
the switching devices themselves. Nevertheless, further study in this area is warranted during 
the hardware development phase of the SMDS beort a definite approach is selected. 
7.3.4 Size, Weight, and Power Considerations 
Present technology has demonstrated the feasibility of size and weight reduction 
that ispossible for wideband amplifiers meeting the overall requirerents for the SMDS. The 
problem remaining which restricts further reduction in the size and weight of a main line ampli­
fier assembly is the periferial compennts, especially the AGC and slope equalizers am osao­
elated pilot channel bandpas filtrs. The rpid advoncamefit of micrstrip tIhIIology hImever, 
will play an important role in both of thesoaas. The ACGCand slope equolizers,:ta-ng with 
the potential use of recently developed active microwave filters es pilot filters, cat result In a 
vWry compact mochanical de4tgn and could'be tndorlakcn at the present tlnm. Therefore, siao 
and vight ore not considered to be a problem requiring any *ocial dev*lop'ant offoris. 
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Power consumption in ultra-linear wideband amplifiers is a problem that mus, be 
carefully considered. The currently available thin-film amplifier, which has been referred to 
several timosdvring this-report, has an extremely low efficiency, The manufacturer has quoted 
input power dissipation of nearly 5 watts per 15 dB gain block. Although the present thin film 
design has the necessary host sink provisions to internally dissipate this power, the problem must 
be given additional study to make overall system power consumption reasonable. The literature 
has described several approaches to solving the problem of achioving ultra-linear amplification 
at low-power levels but has not as yet been conclusive. 
7.4 MATHEMATICAL ANALYSIS OF DESIGN 
Mathematical analysesof the main line amplifier are contained in the resolution 
section of the SMDS Main Line Amplifier Descr;ption (section 7.3.1). These analyses consist 
of­
a. System Thermal Noise Analysis (see section 7.3.1 .1) 
6. Optimization of Amplifier Gain and Placement (see section 7.3.1.3) 
7.5 THEORETICAL PERFORMANCE OF DESIGN 
The theoretical performance of the SMDS mainline amplifier is described in 
section 7.3.1. The desired transmission characteristics are summarized as follows: 
Signal-to-Noise Ratio (4.5 MHz) 50 dB (40 dB Min) 
Cross-Modulation Ratio 60 dB 
Intermodulation Ratio 60 dB 
Hum-Modulation Ratio 60 dO 
7.6 EXPERIMENTAL PERFORMANCE OF DESIGN 
No actual experiments were performed as part of this study. However, much of 
the experimental work performed by the television industry is referenced throughout the study. 
7.7 TRADE OFFS 
Several trade offs vere performed as part of the mainline amplifier design and ore 
described in the noted sections, volume I of tlis repert. 
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a. 	 Section 2.3, Video Implementation 
b. 	 Section 4.1.3, Active Versus Passive Distribution Systems 
c. 	 Section 4.1.4, Cable Routing Trades for SMDS 
d. 	 Section 4.1.6, Carrier Frequency Selection far SMDS 
e. 	 Section 4.2.1, U.H.F. Distribution Subsystem 
One area requiring further study is the extension of bandwidth to allow DSB 
modulation of the various information cFannels. This extension of bandwidth would impose 
a greater demand on the SMDS main line amplifiei design. A further-des6riptlon of this study 
task is given in section 5.2.3.1. 
7.8 SUMMARY 
The characteristics of the SMDS main line amplifier have been studied in consider­
able detail. A discussion of the amplifier implementation has summarized what is considered to 
be the primary considerations to be made in configuring an automatic gain and slope equolizing 
main distribution amplifier. The recommended amplifier meetsthe study objective of defining 
an amplifier configuration 'hot can be adopted for use in almost any SMDS configuration. It is 
felt that the only major development problem centers around the reduction of power consumption 
of thin-film integrated amplifiers, since development to date would show that all other necessary 
performance parameters can be achieved using presently available techniques. 
SUMMARY NOTES 
1. 	 The SMDS wideband amplifier is a component of the SMDS main line ampli­
fier. Therefore it is not discussed separately sinceils design has been 
predicated primarily upon main line amplifier requirements. See the Wideband 
UHF Amplifier Subunit Specification and section 4.2.5.1.2 for functional 
description. 
2. 	 Discussion of the Boso Levl/Dock Level interface Unit consists of SMDS 
subunit building blocls and isnot discussed as a separate unit. See discussions 
and specifications of ShDS Demxdullor'Gioup. See Dovelpwmunt spicifica­
lion an SMDS Power Combiner aid Base Leval/beck Level interface Unit 
functional description in section 4.2.3 of volume 1. 
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3. 	 Discussion of the SMDS Video Terminals consists of SMDS Modulator Groups 
and SMDS Demodulator Groups. See discussions on these units and the 
development spocificotion on the SMDS Video Terminals. See section 4.2.4 
for functionao description. 
7.9 	 SCHEMATICS AND DRAWINGS DEVELOPED 
The drawings relating to the main line amplifler implementation appear in section 
4.2.1.4, Main Lino Amplifier Description, of this report. 
7.10 	 DEVELOPMENT SPECIFICATIONS 
The following development specifications are provided as a part of this section: 
1. SMDS Mainline Amplifier Module 
2. 	 SMDS UHF Amplifier Subunit 
SMDS MAIN LINE AMPLIFIFP
 
MODULE 
DEVELOPMENT SPECIFICATION
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1.0 SCOPE
 
This specification describes the development design goals
 
and major performance specifications of a SMDS major module building
 
block identified as a SMDS Main Line Amplifier.
 
2.0 APPLICABLE DOCUM4ENTS
 
a. The guidelines, trade-offs,-and functional descrip­
tions included as part of the SMDS Final Report shall
 
be considered as part of this module specification.
 
References cited in the Final Report shall be used for
 
developmental guidance.
 
b. SMDS Wideband UHF Amplifier Specification
 
c. S4DS UHF Bi-Directional Coupler Specification
 
d. SMDS UHF Power Divider/Combiner Specification
 
3.0 ELECTRICAL PERFORMANCE REQUIREM4ENTS
 
The SMDS Main Line Amplifier shall provide low noise/dis­
tortion amplification and level equalization of up to 30 separate 
vestigial sideband, amplitude modulated, UHF telocommunications car­
rlers apnearing on the Space-Base main telecommunications bus. The
 
main line amplification and level equalization (across the 300 to
 
500 Mhz frequency spectrum) is provided to overcome main bus coaxLal
 
cable attenuation and the insertion/coupling losses of deck level
 
directional couplers.
 
3.1 Operating Frequency Range
 
The Main Line Amplifier shall accept UHF carriers in the
 
frequency-range of 300 to 500 Mfz.
 
3.2 Operating Gain and Slope Equalization
 
The Main Line Amplifier Gain at 500 MHz shall be adaust­
able from 12 to 25 dB. The amplifier gain at 300 Mflz shall be ad­
justable over a range of +10 dB of the 500 MHz 15 dB gain setting by 
means of an appropriate interstage cable equalization (tilt) control.
 
3.3 Gain and Slope Equalization Accuracy
 
The Main Line Amplifier gair and slope equalizations shall 
be maintained within +1.0 dB of a flat response across the 300 to 
500 %11z operating ban3width when measured at the amplifier signal 
output port. This shall occur when the amplifier has been properly 
adjusted for the specific main bus coaxial cable attenuation versus 
freauency (slope) characteristic and flat insertion losses of coupling 
devices between the output of the precoding main line amplifier a.id 
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the input of the specific ahplifier under test. An equal anm-lhude 
st'ent test sianal from 300 to 500 M]z inserted at tho output of the 
preceding main line amplifier (main bus cable Input) at the normal 
amplifier output level shall produce the specified responce gain

flatness over all operating modes (i.e. redundant standby aooifier
 
in onerate mode) and environmental operating conditions.
 
3.4 Automatic ('azn Control
 
Automatic gain control of the main line amplifier shall 
be provided to compensate for input signal level changes of +5 dD. 
The automatic gain control shall operate on the composite signal 
level of the highest frequency UIIP Master Timing Channel annearing 
at the top UHF spectrum band edge (480 to 500 MHz). Output levels 
shall not change more than +1.0 dB for input level changes over this 
range. 
3.5 Automatic Slope Equalization
 
Automatic slope equalization of the main line amrlifier
 
transfer characteristic shall be provided to compensate for input
 
signal level changes of +5 dB. The automatic slope coptrol shall
 
operate on the composite signal level of a Master Timing Channel
 
appearing near the middle oz iwer edge of the UHF (300 to 500 '111z)
 
spectrum. Slope equalization shall be maintained within +1.0 dB
 
for inout signal changes over the specified range.
 
3.6 Nolse Figure
 
The noise figure of a redundant Main Line Amplifier

configuration shall not exceed 10 dB over the operating frequency
 
of 300 to 500 MHz and all specified operating conditions.
 
3.7 Multichannel Overload Level
 
The intermodulation and crossmodulation distortion pro­
ducts produced under all specified operating conditions shall not 
exceed a level of -80 dB below a multichannel (thirty, 6 ' Iiz channels)
overload level of 0 dBm. Crossmodulation levels shall be the amount 
of modulation appearing on any single unmodulated UHF carrier as a 
result of simultaneous 90% modulation of all other SMDS UHF carriers. 
3.8 Input/Output Impedance Characteristics
 
The Main Line Amplifier shall have input and output imped­
ancy of 50 ohms with a corresponding VSWR which shall not exceed 1.5
 
to 1.
 
3.9 Pedundancy Provisions
 
The Main Line Amplifier shall be implemented with automatic
 
block redundant switching of a parallel standby amplifier unit by

means of appropriate threshold detection of a present AGC master
 
timing (pilot) minimum allowable signal level.
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. 10 Fault Pletoction Provisions 
In addition to tne automatic redundant annlifier tra" for 
requirements specified in section 3.9 above, anprourLato P~ct 
niqnalq shall be provided to indicate redundant unit .- raticnnl 
status (i.e., abnormal operation or unit failure) and the occurance 
of automatic transfer shall be provided.
 
3.11 Power Supply Peguirements 
The Main Line Amplifier shall accept maximum of two dual
 
polarity- DC input voltages with a maximum level of 30 volts. Total
 
input power shall not exceed 12 watts with a design goal of 8 watts.
 
Primarv DC power supply overloads due to internal unit faults shall
 
no prevented by use of appropriate overload and surge protective
 
devices or caruitry.
 
3.12 Size and teight Requirements
 
The Main Line Amplifier shall have a maximum weight of 3 
pounds with a desa.n goal of 2 pounds. Unit volume shall not exceed 
36 cubic inches with a design goal of 24 cubic inches. Unit forn 
factor shall be made compatible with overall system maintainability 
and packagnc, ;onstraintsto be specified. 
3.13 Miscellaneous Design Guidelines
 
Modulator Group development specifications must be con­
sidered flexible in terms of developing a totally integrated S! DS
 
desiqn. Tradeoffs not considered or recognized as problems in this
 
study shall be made as required as a part of the SHDS hardware de­
velopment phase.
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SMDS DIF AMPLIFIEP SUBUNIT 
DEVELOPMENT' SPECIFiCATION 
7 P-G2 1 of 
F .0 sccorl; 
Thiq $oci fcatlon describes the c'vclop-ret Cestqr ioA!­
and maor p'rformance socelficatlons of a SHDS functional bu:1J±. 
block identified as a Ui1P Wideband Amplifier. 
2.0 APPLICABLE DOCUMENTS
 
The cuidelines,trade-offs, and functional describtzons in­
eluded as part of the SMDS Final Peport shall be considered as uart 
of this subunit specification. References cited in the Final Perort 
shall be used for developmental guidance. 
3.0 ELECTRICAL PEPORANCE REQUIPRMENTS
 
The UHIF Wideband Amplifier shall be utilized as an univer­
sal 1IF gain element throughout the SMDS. Its design shall be con­
catible with the requirements of wideband, low distortion amnplifca­
tion for applications in the SMDS Main Line Amplifier Group in ad­
dition to uses as a buffer amplifier/preamplifier for the processing
 
of ['HF slgnals in the Base Level/Deck Level Interface Unit, Pilot and
 
Terminal Modem, and Rotary Joint Electronics.
 
3.1 Amplifier Operating Frequency Pange
 
The uHr Wideband Amplifier shall have a minimum I dB band­
width of 250 MHz extending from 275 Miz to 525 MHz with a maxru.- ir­
band ripple of +0.5 dB.
 
3.2 Gain and Noise Figure Characteristics
 
The amplifier shall consist of two gain blocks, both
 
mounted on a single thin film substrate, the intent being the de­
velonment of a universal amplifier device suitable for applications
 
described in 3.0 above. The first gain block (low noise) shall have
 
an absolute gain of 15 dB +1 dB with a noise figure of 6 d5 maximum. 
The second gain block (high power output) shall have a gain of 15 dB
 
-l dB with a noise figure of 10 dB maximum. The input and output
 
ports of each gain block shall be individually accessible externally
 
to the ampliafier package.
 
3.3 Power Output Capability
 
The individual gain blocks shall -meet specafLed intermod­
ulation and crossmodulation performance requirements when processtng 
30 VSB amplitude modulated carriers when individual carrier output 
levels are as specified below: 
Low Noise. Gain Block -15 dBm 
High Power Gain Block 0 dB3m 
3.4 
 Intermodulatio and Crossmodutatton Distortion Products
 
Each gain block shall not produce inteinodulatLon or 
crosemodulatton distortions greater than 80 db belc. daArod iinal
levels when operating at rpecified caaximk, output atonal lvvcvls toor 
a total of thirty 6 M:,z spaced ch ,nnels. Standard oeasurev.e't t.-ch­
niques using synchronous (simultaneous) modulation of all channels
 
shall be used for crossmodulation neasurementsb
 
3.5 reverse Isolation 
Each Amplifier Gain Block shall exhibit a minnum of )0 
d3 reverse isolation.
 
3.6 Innut/Output Impedance Characteristics
 
The CHF Amplifier gain blocks shall have input and output
 
impedances of 50 ohms with a maximum VSWR of 1.5 to 1. The amphfier 
shall be unconditionally stable for all termination impedances from
 
open to short at any phase angle. It shall be possible to connect
 
and operate each gain block separately or in cascade with passive
 
gair, and slope equalization networks between gain blocks. Direct 
connection of the Low Noise block output to the hign power block
 
input shall result in an amplifier with an overall gain of 30 dB
 
minim n and -3 d~m maximum output power with distortions 80 dB bolow­
desired signal output levels.
 
3.7 Power Consumption 
The power consumption of each stage shall not exceed 2
 
watts for 30 volts maximum input voltage.
 
3.8 Size 
The amplifier shall be of thin film construction with 
suitable thermal heat sinking provided. The device shall be pack­
aged in a standard TO-3 package or equivalent maximum volume. 
3.9 Miscellaneous Design Guidelines
 
If additional study of the SMDS should reveal that two
 
or more separate thin film amplifiers are more desirable than a
 
single universal unit, this flexibility should be considered in
 
determining the final SMDS Wideband UnF Amplifier configuration(s)to meet all system applications.
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SECTION 8.0
 
SMDS MODULATOR GROUP
 
8.0 SMDS MODULATOR GROUP 
8.1 ACCOMPLISHME NTS 
This study has resulted in a recommended configuration For a SMDS Modulator 
Group which will meet the overall modulation requirements needed to achieve desired SMDS 
performance. This unit was functionally described in section 4.2.5.2. 
It was recognized early in the study that one of the functional requirements of 
hardware to be developed for the SMDS was a groupof hardware that would permil the multi­
plexing oF wideband (4.5 MHz video channels onto a common transmission medium to be 
distributed throughout the Space Base, with the transmitted information originating at various 
deck level locations. 
Trades conducted throughout the study have led to a baseline system configuration 
which uses a frequency division multiplex (FDM) technique to couple approximately 30 of these 
wideband modulated carriers to a unidirectional coaxial cable tronsi;ssion bus loop. Due to The 
distributed nature of the SMDS, opposed to a system where frequency multiplexing (stacking) 
functions for all channels ore performed at one location, it became apparent that some functional 
single-channel equipment was needed that could be operated independently of other frequency 
multiplexing equipment but still achieve the same function of conventional mulfiple-channel 
FDM equipment, which normally operates at a central location. 
In conventional FDM equipment, multiple baseband information signals feed 
individual channel modulators physically grouped together at a single location whose outputs ore 
combined and fed into a single transmission medium from the combiner output, whether the 
transmission medium be a coaxial cable or RF radio link. This again, is for the case where all 
baseband signals to be transmitted are routed from a single location where oil input signals are 
present of the combined equipment locat.on. 
The purpose of the SMDS is to distribute wideband information signals (video and 
high-speed time division multiplexed telephorie, intercom, and digital data) originating at any 
Space Base deck level to all other deck levels. The method selected for performing this function 
is to piace the individual channel frequency multiplexing transmitters physically adjacent to the 
telecornmunications signal sources at each deck level of the Space Base. These signal transmitters 
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are identified as SMDS Modulator Groups and are functionally described in section 4.2.5.2. 
These units translate wideband data onto modulated UHF carriers which are subsequently coupled 
onto the main transmission bus. 
The primary goal of specifying the function and performance of the SMDS Modulator 
Group isto ensure compatibility of the modulator, especiaily the modulator wideband video 
input circuits, with both the composite analog video and the PAM audio and digital data pulse 
streams. This approach eliminates the use of separate units for each function and provides a 
degree of equipment commonality that if not implemented would considerably compromise the 
overall SMDS equipment design goals. This is not to say that there will ultimately be complete 
function interchangeability between video, PAM, or digital but that the required compatibility 
be achieved at least by a modulator function selector switch which is a part of a single SMDS 
module, designated a Modulator Group. 
8.2 PROBLEMS 
The compatibility problems are addressed in more detail in the resolution sectt on 
(8.3) which describes solutions to the problems encountered in the design of a distributed multi­
plex system such as the SMDS. The Modulator Group is one of the fundamental building blocks 
of the SMDS. 
Primarily the problems encountered by the Modulator Group designer are: 
a. Input/Output Signal Processing Compatibility. 
b. Vestigial Sideband Filter/Delay Equalizer Implementation. 
c. Frequency Upconversion Techniques. 
d. Spurious Output Signal Suppression. 
e. Size and Weight Minimization. 
f. Powei Consumption Mnimizatian. 
g. Testing Techniques. 
Detailed discussion of these recognized problems with potential resolutions are 
covered simultaneously in the following section. 
Al ; -2 
8.3 RESOLUTIONS 
8.3.1 Video and PAM Input/Output Signal Processing Compatibility 
The use of a common functional signal processing equipment to modulate similar, 
yet in some ways dissimilar, input signals on a UHF carrier creates a dilemma for arriving at a 
collection of specifications for the Modulator Group- The primary problem is one of resolving 
the differences in input signal characteristics and specifying overall performance and test 
requirements to be compatible with all types of signals to be processed. Whereas, one particular 
performance parameter may be of little significance in television video performance, this same 
parameter may require stringent control for the transmission of audio or digitel information in a 
satisfactory fashion. And finally, even if specifications are successfully determined, testing to 
these requirements may be unfeasible, time consuming, and perhaps unmeaningful, especially in 
attempting to correlate the subjective performance evaluations of audio and video to tested 
performance parameters. 
The common transmission link through which all telecommunication information is 
processed on the Space Base can be considered to begin end end with a SMDS Modulator Group 
and Demodulator Group. All parts of this overall link have certain performance requirements in 
common. The link must be able to carry the signal with minimum degradation which means that 
signal levels over the amplitude and frequency of the system and the relative phase of all fre­
quency components of the baseband telecommunications signal must be preserved. As a minimum, 
it follows that the general characteristics of the end-to-end link performance that must be speci­
fied are: 
a. Transmission linearity (the amplitude frequercy response of the link) 
6. Phase linearity (normally specified in terms of envelope delay) 
Depending on the particular method of transmission selected, the intermediary
 
interfaces may require various forms of compensation and equalization. In the case of the
 
modulator, where vestigial sideband modulation is used, the attenuation of the lower sidebond 
while passing the upper sidoband at full amplitude does not constitute a flat response at the 
modulator output. Overall flat amplitude iesponse may be restored b9 compensating for this 
assymotrical modulator output in the demodulator. 
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The VSB filtering is an intentional amplitude distortion introduced into the modu­
lotion system to conserve transmission bandwidth. A second type of di:tortion present is that 
introduced into the system to compensate or equalize inherent nonlinear distortions produced by 
the non-ideal transfer characteristics of equipment components. For example, all pass delay 
compensation networks must be used to equalize envelope delay of the baseband signal across the 
input signal passband. 
It has been suggested by this study that the NTSC color television system be used 
for color television transmission throughout Space Base. As indicated earlier in a color system 
trade study (see section 2.3), there are several alternative systems that could be utilized that are 
at various stages of development and perhaps even a more optimum color system not even consid­
ered or yet developed. There are known advantages and disadvantages of each color system and 
these must be weighed carefully before a final system choice is made taking into account the 
overall desired performance versus simplicity, size, weight, etc. 
Regardless of which system is finally selected, it is a fact that all of these systems 
share many common features and, as a result, require similar transmission channel characteristics. 
Very briefly, television transmission is accomplished by transmitting a series of still pictures or 
"frames" at a rate which is fast enough that these pictures appear continuous to the eye when they 
are reproduced on a television monitor. The individual picture frames are formed by scanning the 
image to be transmitted that has been focused on a light sensitive image target of the television 
camera pickup tube. The scanning is accomplished by an electron beam which produces a volt­
age (at the camera tube output) proportional to the value of image luminance or brightness at the 
corresponding position of the beam spot as it strikes the tube target image. By scanning an image 
with threeseparate camera tubes simultaneously, or a single tube sequentially, each tube being 
sensitive only to one of the primary spectral colors (red, blue, or green), it is possible to convert 
color images into electrical signals. By periodically interrupting the rapidly varying image 
luminance voltage with suitable scanning synchronizing signals, and coding the color information 
onto a subcarrier signal which is summed with the luminance and synchronizing signals, the 
composite video signal is formed. Generally, it is only the color coding technique used in the 
various systems that makes any one particular color system unique. The color coding technique 
and the desired image resolution affect overall system bandwidth. The color coding technique 
primarily sets the amplitude and phase linearity requirements For the video sy.sem. 
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Whereas, the color video signal is a very complex waveform made up of several 
signal types (luminance, color hue and saturation, blanking, synchronizing, etc.), the PAM 
audio and digital data signals are a stream of multilevol constant width (RZ - return-to-zerol 
pulses. The amplitude and phase linearity requirements for the transmission and recovery of 
these signals by analogy with the video signals ore intuitively of the same degree. The multilvel 
(PAM) pulses that would be driving a SMDS Modulator from a telephone or intercom can be 
equated to the transmission of a monochrome "checkerboard" television test pattern where the 
"tone" of each square represents a different light intensity ranging from white through various 
shades of gray to black. The transmission of bilevel digital data would correspondingly compare 
with the transmission of a monochrome block and white checkerboard television test pattern. 
For a standard VSB television transmitter, the carrier amplitude is varied betVwean 
modulation percentages of 12.5 and 87.5. The level of modulation is controlled by the instan­
taneous magnitude of the composite video waveform. Negative polarity modulation is used which 
simply means that for an increase in image brightness, the transmitter carrier is correspond;ngly 
reduced in amplitude. The composite television signal levels are allocated in the following 
manner. Active picture luminance values are transmitted with peak white representing 12.5 
percent of maximum carrier level and peak black information representing 75 percent of maximum 
carrier level. Modulation levels between 75 and 87.5 percent are used to transmit blanking 
and synchronizing pulses. (Blank and synchronizing pulses do not appear on the monitor screen 
since they ore transmitted at levels corresponding to blacker than normal peak image black levels. 
In fact, these pulses are of such an amplitude as to completely bias the monitor electron scanning 
beam off.) Commercial or standard television minimum carrier level is limited to 12.5 percent 
since it is required for the recovery of the accompanying audio signal. Since an SMDS system 
does not carry simultaneous audio in the 6 MHz channel along with the video signals, there ore 
no rostrictions on preventing carrier cutoff. However, this should not be a normal SMDS video 
transmission mode except as required for the PAM pulsed information described below. 
Carrier cutoff is a mode of operation required of the SMDS Modulator when 
processing PAM or bilevel digital data; therefore, the m'odulator should be designed to provide 
for linear operation all the way from 0 to 100 percent modulation, In this mode of operation, 
the modulator must operate as a pulsed amplitude modulator whose output is-o pulsed RF carrier 
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with an envelope amplitude corresponding to the omplit ic of the sampled audio or d;2 itol sigrtl 
level. Employing On-Off keying of the modulator carrier under the control of an incoming 
pulse stream requires that the modulating pulses be superimposed on a direct-c"trren' voltage 
bias level which corresponds to a carrier off condition. This requires direct-current coupling, 
of some form, through the modulator input stages to key the carrier On and Off. This is not 
compatible with standard video requirements. 
It is a fact that direct-current transmission is employed in standard television. 
This is accomplished by sampling the level of the constant amplitude composite video waveform 
synchronizing pulses. This sampled level is then used at the transmitter and receiver to insert a 
direct-current bias level at the video modulator and detector, respectively, to re-establish the 
average picture brightness of the transmitted signal. This is accomplished without using direct­
current transmission throughout the system. Infact, the normal video system usually requires only 
a minimum lower cutoff frequency of several Hertz below the video picture field rate of 60 Hz. 
(Recall that the upper transmitted video cutoff frequency is approximately 4.5 MHz.) Stated in 
o different way, direct-current transmission is used for conventional video but the carrier is 
always present. This is not compatible with the system requirements for a modulator with On-
Off pulsed carrier operation. 
The requirement for pulsed On-Off AM carrier operation might be better understood 
if the overall system technique of telephone, intercom, and data transmission between deck levels 
on the Space Base was reviewed at this point. Digital data and PAM audio (phone or intercom) 
are transmitted on the Space Base main transmission bus using a form of time division multiple 
access. In this technique, a single 6 MHz portion of the main bus transmission spectrum is 
assigned for each of these functions. That is, all Space Base telephone audio information is 
transmitted and received in a single 6 MHz bandwidth. All intercom audio information is 
transmitted in a second, but identical, 6 MHz transmission channel and similarly, all Space 
Base digital data is carried in a third 6 MHz transmission channel. These 6 MHz transmission 
channels have characteristics identical to those used for Space Basi video transmiss;ons, except 
that a separate 6 MHz channel is assigned for each camera since the entire 6 MHz bandwidth 
channel is required to transmit a single NTSC color television image. 
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In the ccse of telophone, intercom, and digital data each individuol ic-pl-one, 
interco'ci, and digital station is assigned a specific time slot in which it may trortnit inforation 
on the main bus (in its respective 6 MHz chaoinel). This is to say that each transmitter has erclu­
siva use of the main transmission bui during this preassigned time interval. As long as each unit 
transmits in its preassigned time interval there is no interaction among all of the units transmitting 
on the main line. Taking telephone operation as an example, the main bus access time for a 
particular telephone is a function of the Nyquist rate of which the audio voltage output of the 
telephone micorphone is sampled to produce a pulse-amplitude modulated data stream. These 
voltage samples are then assembled into a continuously interleaved data stream on the main bus, 
representing instantaneous telephone audio, dialing, and supervisory control information of all 
telephones. 
The data information for a particular phone then occur- periodically at a definite 
repetition frequency which is the frame repetition rate of the system. The frame repetition rote 
for all other telephone channels would be the same but would occur at different times. The 
control of the time slot assignments of particular phones is accomplished by means oi the =ster 
clock/frome signal routed around the Space Base in another 6 MHz channel dedicated for that 
purpose. 
The preceding paragraphs of this section reveal the major problems faced by the 
modulator designer in achieving video and PAM data signal processing compatibility. The 
discussion only briefly touched upon the subject of definitive transmission link equipment, 
namely modulator performance requirements. The designer must know very precisely the char­
acteristics of both typos of transmitted wavoforms to determine the most practical approach to 
implementing the SMD5 Modulator Group as a piece of hardware. 
Transmission linearity can be specified in a number of ways. For inslanco, 
harmonic distortion or intermodulation distorion measurements which are meaningful for audio 
frequency systems could also be performed on wideband videosystems. However, the results of 
such testing would have hiisle bearing on the observable effect of a video signal as displayed on 
a television monitor. On the other hand; the system amplitude and phase linearity performance 
required by the SMDS PAM time division multiplexing equipment would require perhaps a 
greater degree of sysfem linearity than that for the video signal to meet overall systen 
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performance objectives. It would be desirable to make the ultimate system performance and rse 
performance testing techniques compatible and identical for both types of modulator $inputsignals. 
Definition of the perfonance requirements of the video transmission link for the 
NTSC color television system have been the subject of years of research and analysis. Methods 
of correlating these performance requirements to actual observed system performance have been 
refined extensively and have resulted in a variety of test methods which allow system design 
and maintenance to be performed in a relatively straigbtfonvard manner. Required system 
performance parameters of frequency versus amplitude and phase linearity are known and con be 
measured, compared, corrected, and controlled. Types of distortions, such as frequency response 
and phase response, are obviously detrimental to both video and PAM signals. Distortions such 
as differential phase, likewise, could be much more detrimental to NTSC color video than PAM 
transmission. The basic problem at hand is that while video performance con be predicated and 
tested, pulse amplitude modulation performance (especially in the proposed SMDS Baseline 
System) has not been correlated to video performance when the transmission link is characterized 
by video performance specifications. With a real transmission channel, intersymbol interference 
and related disrortions in tre PAM equipment will always be present. The degree depends upon 
the designers ability to optimize the channel. At this time, without further study, it is antici­
patod that the bounds or approximations of actual PAM performance would be extremely tedious 
to derive witl.'l having some amount of empirical experimental data obtained from a working 
feasibility model of the system. 
For the purpose of this study, the video and PAM transmission ':nk requirements will 
be assumed to be compatible and in terms of the video performance objectives. In those instances 
where compatibility is not known, these areas will be identified. The ultimate resolution of the 
Modulator Group signal processing compatibility must be identified as a problem that will demand 
further study. This study may show that the Modulator Group implementation will require two 
completely different swirch-solectoble modulator input processing circuits. See block diagram 
of Modulator Group, figure 4.2.5.2.1, which shows a separate "Data Processor" functional 
circuit block as part of the "Video Modulation Assembly." The SMDS Modulator Group testing 
criteria will be assumed compatible with present state-of-the-art video performance testing 
techniques. 
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I 
o.3.2 	 Vestioi Sideband Piltor/Doloy Equalizer aislementation 
The inplementotion of the vestigial sidebond filtering in the SMIDS Wadufato 
can bascally be accormnalshod using oithor of two basic techniques. This irplaernation also 
has a groat deal of influence on the technique used for amplitude modulating the UHF carier. 
The Modulator Group could have token the form of a contlinuausvvo (CW) UHF 
signal source whose amplitude was varied at the video rata by a high frequency wideharid modu­
lating stage functioning essentiollyasa voltago-coniolled vari blIeaottenuator. The output of 
the modulating signal would then be a conventional doublo-sideband AM signal. this signal 
is then processed through a UHF filter (tuned to the appropriate UHF modulator output frequency) 
having the required lower sideband attenuation requiremonts needed for vestigial sideband trans­
mission. Because of the required sharp cutoff characteristics of this filter, il is also necessary 
to equalize the group (envelope) delay across the passbcnd. 
In a multichannel system (such as the SMDS whore a primary goal is equipment 
commonality) the implementation of the VSB filter and equalization at the final UHF oporating 
frequency would require thot every modulator in The system have interchangeable channel filters, 
each one tuned for a specific operating channel. This would require over 20 different filters and 
aqualizers for the system. The physical realization of theso filters at UHF frequencies is consio­
ersably more difficult than for some lower frequency. 
For these reasons, it was determined that the best approach for SMDS Modulator 
implementation would be to accomplish amplitude modulation VSB filtering and equalization 
functions at a common intermediate frequency for all of the SMDS Modulators. All SMDS VSB 
filter and equalization circuits are then identical. The disadvantages of Implementing the VS. 
filtering at the lower frequency will be physical size. As indicated above, the design of the 
filter at the Sowor frequency should lead to improved filtering characteristics and provide the 
necessary sideband attenuation for successfully achieving adjaeent channel operation on the 
main transmission bus within the allocated 6,'MIHz channel-bandwidths. 
Considorations in implementing the group delay equalizers necessary for required 
tranmission fidelity should be briefly noted. The phase response ofa transmission system should 
be linear with frequency, which means that there should be constant time delay for all boseband 
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frequencies up to 4.5 MHz and beyond. Fhose linearity is espcikly criticol in thq vciny of 
the color subcarrler frequency. Deviations from this lIneor chorocterdslc causesilr10 of clarity 
and huo shift in telosion tronsmission. The received pulse fidelity of a PAM date stream is 
seriously degraded by differential propagation delays of the vorious frequency compafnots which 
co.sttute the.original transmitted pulse. Kno-:ing that equalization is requited, the only 
question remaining is the method of implementation. It is posible to perform this equalizotion at 
basebond (prior to modulation) or at the IF frequenEy. In either case, the transversal equalizer 
is a candidate, for it is an adjustable equalizer that produces harmonially related cosine 
variations of both gain and delay with frequency. This gives the designer flexible control over 
the optimization of the modulator group transfer characteristics since it is seldom that both 
amplitude and delay distortions occur independently of each other. Adjustable all-pass filter 
networks ore also used for delay distortion compensation. The selected technique should be mCe 
based upon circuit complexity and the degree of equalization actually required, Current devel­
opments indicate that an adjustable three section equalizer at the IF frequency prior to the VSQ 
filter would boa recommended coproach. 
One important constraint on modulator design that must be made is that of control­
ling the absolute signal propagation delay through the unit in processing signals on and off the 
main bus. Propagation delay of signals on the main bus is overcome by propagating a master 
clock on the main bus with the data signals. Absolute delay tolerances are a necessity to meet 
the unit interchangeability requirements that have been defined for SMDS system components. 
Absolute signal propagation delay of the system modulator and demodulator units 
is almost totally a function of the transmission channel bandwidth. This bandwidth is eslabliihod 
by the SMDS Modulator and Demodulator Groups since the remainder of the system is extremely 
wideband. The channel bandwidth is a direct function of the number of cascaded low-pass and 
bandpass amplifier stages used to process the signal through these equipments. Control of the 
absolute signal delay through these units is essential to proper operation of tthe telephone, 
intercom, and digital terminal equipments. 
The design of the baseband signal processing equipments, for time division multi­
plexlng of these signals, relies on the recovery of a mstr read and write clock signal from Ilh 
main bus. The some modulator and demodulator groups used for tronsmission and recovery of the, 
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the baseband data are used for transmission and recovery of the master clock and synchronizing 
signals on the main bus. Significant differences in the absolute signal delays, of the more than 
80 modulator and 130 demodulator groups needed to implement the SMDS, would make variable 
delay compensation for dato/cock'time skew a necessity-for eachaunit interface. This would 
create an almost insurmountable problem in'system alignment and rel;able operation. Obviously, 
this would defeat the entire system design goal of interunit commonality and interchangeability. 
In summary, the modulator group design (also demodulator group) must have both 
absolute signal envelope delay conirol specified in addition to the normal envelope delay 
equalization over the wideband data channel to meet pulse and video transmission fidelity 
requirements. This compensation and control must be maintained over the system environmental 
operating conditions in addition to normal allowances for long term aging effects. This control 
can be only realized through the close manufacturing tolerance control made possible through 
the use of microcircuits and highly accurate testing made possible by recent advances in computer­
ized network analyzer test instrumentarion. 
8.3.3 Frequency Upconversion Techniques 
Since it has been determined that the ideal approach to creating the VSB signal 
is by means of using the common IF frequency technique, it is then necessary to translate the 
modulated IF signal to the final UHF operating frequency using some form of variable frequency 
upconversion technique. From a reliability, weight, and size point of view, it is desirable to 
avoid the use of electromechanical switching to connect a suitable mixing frequency (local 
oscillator) source to the upconverting m;xing device. From a performance point of view, the use 
of crystal oscillator sources, or some equivalent form of direct or indirect frequency synthesis, 
to generate the 30 separate 6 MHz spaced channel frequencies was intuitively desirable. From a 
commonality view point, it would be advantageous if the upconverting local oscillator frequency 
signal source could be made identical to the downconverting local oscillator source needed-for 
the SMDS Demodulator Group. This can be done if the modulator and demodulator IF frequencies 
are selected to be the same and the designer takes appropriate steps to eliminate potential EMI 
leakage from modulators and demodulators operating in close proximity. This may not be possible 
and separate upconverter and downconverter local oscillators may be required. Both units would 
still be identical in design but merely operote at frequencies offset from one another by some 
fixed amount. 
8-11 
It should bo emphasized that the approach recommended for local-owcillotar gener­
otion is one that meets the system design goal of commonality. By'operating an appropriate 
channel selector switch on a modulator unit, any of the 30 UHF operating frequencies may be 
selected. Thus, making' all modulators completely interchangeable by merely selecring the 
appropriate operating channel frequency for the particular application of that unit (video, 
telephone, intercom, digital, or master clock signal modulator). 
The recommended approach for upconversion local-oscillator implementation is the 
use of 30 separate crystal sources which are selected by an appropriate selecior switch. The 
trades and detailed explanations of this technique are given in the SMDS Demodulator Group 
discussion, section 4.2.5.3.4. Since the units are anticipated to be of identical design, the 
discussion does not bear repeating here. 
8.3.4 Spurious Output Signal Suppression 
I 
In and out-of-bard spurious outputs producedwithin the modulator group must be 
controlled by implementation of appropriate bandpass filtering to remove signal products resulting 
from the upconversion mixing and local oscillator signal generation. The local oscillator spurious 
products are fairly easy to suppress by using a group of fixed-tuned filter networks. The decision 
to implement a modulator that would operate on any of the 30 required output fr-cquencies requires 
the development of a voltage-tunable bandpass filter that will track the desired output frequency 
of the upconversion mixer. 
The requirement for an identical filter to operate as a voltage-tunable preselector 
in the SMDS demodulator makes development of this filter, needed for modulator output signal 
spurious suppression, a common task just as for modulator and demodulator upconversion and 
downconversion local oscillator units. This filter, when integrated into the modulator assembly, 
effectively suppresses the original IF frequency, LO-frequency, upconversion image signal 
(FLo-FlF), and mixer generated spurious products, and prevenis-them from falling on top of any 
other 6 MHz signals distributed on the SMDS main line distribution bus. The determination of 
these spurious mixing products ispossible using computerized spurious product analytical tech­
niques, which are used to solve the general equation: 
Fout = nFIFtF LO 
where n and mare intergers. 
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Such a program is in use at Radiation incorpora'ed and a sample of this analysis 
technique is given in section 9.0, SMDS Demodulator. Since the demodulation preselector 
requirements ore more stringent than for the modulator, a spurious analysis for the upconvorsion 
process was not performed during this study. Exoerience has shown that this effort would hove 
been redundant for purposes of the hardware definition. It is recommended as a design precaution, 
that this proposed conversion process be verified prio to final hardware implementation. 
8.3.5 Size and Weight Minimization 
The physical size and weight of the SMDS Modulator Group is controlled primarily 
by those components which cannot be adapted to some type of hybrid microcircuit development. 
Since present state-of-the-art techniques are rapidly advancing in the frequency ranges of inter­
est (DC to UHF), it is-anticipated that all functions can be miniaturized except for the filter 
elements, in particular the VSB filter. This unit is conventionally a cavity type, high Q, 
5-section filter that would be difficult to miniaturize. With this unit constraining modulator 
size, it is essential that all circuitry be implemented using microcircuit techniques. 
The specific microcircuit development required for the modulator group will be 
entirely dependent on function implementation. At this time, no special requirements are 
foreseen that could not be undertaken. Specific development-requirements recommended for 
special additional study are in the following areas: 
a. Voltage Tunable Bandpass Filter 
b. Local Oscillator Synthesizer 
c. Delay Equalizer Circuitry 
Due to the large number of modulator groups required in the system, the design 
goal of converting all discrete circuitry to hybrid microcircuits will be, of necessity, a design 
requirement. 
Television modulators (performing equivalent functions of a SMDS Modulator) 
designed for CATV use have the following size and weight characteristics: 
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Width. 79 inches 
Height: 3-1/2 inches 
Depth: 12 inches 
Volume: 800 cubic inche-
Woight: 10 pounds 
If volume could be reduced by approsimately a factor of 10 (for 80 to 100 cubic 
inches), projected modulator group size could be 5 by 4 by 5 inches. A weight reduction of 
1/4 to 1/5 would produce a unit weighing 2 to 2.5 pounds. Size and weight reduction beyond 
this point would become extremely expensive. 
8.3.6 Power Consumption Minimization 
Due to the large number of SMDS Modulator Groups required to implement the 
proposed telecommunications system, it is absolutely necessary that power consumption of these 
units be minimized. Even though completely redundant modulators are proposed, the total power 
requirement of the system modulators remains approximaiely the same since redundant units will 
be in a standby mode and draw a minimum of power. Since transfer to the redundant unit is 
intended to be a manual transfer operation, input power switches could be interlocked to prevent 
simultaneous powering of both the on-line and redundant unit (except for cases where the override 
of this feature is intentional). This technique, when applied to the entire system (except for the 
redundant main line amplifiers where simultaneous powering of redundant main bus lines may be 
necessary) can significantly reduce the overall system power consumption. The power consump­
tion of individual modulator units must still be minimized to make the system feasible. 
Currently, commercial modulator units which perform a similar function as that 
required for the SMDS modulator have advertised maximum input power requirements of around 
8 watts for a regulated input voltage of 20 Vdc. The degree to which this pown dissipation will 
be reduced or increased by further circuit simplification and improved parformance refinement is 
extremely difficult to predict since these units ore taking full advantage of currently available 
MSI circuits, wherever possible. The ultra-linear performance required by the modulator group 
is actually not consistent with minimum power con.umption or, in other terms, maximum opera­
tional efficiency. 
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It ispredicted however, that some degree of power consunption reduction can be 
realized by using total microcircuit implementation of the circuit functions end miinimization of 
overall circuit complexity in the modulator group. This is intuitive by virtue of the fact that, 
unless power consumption is reduced with the inherent high density component packaging that is 
achieved with microcircuits, heat dissipation in such small packaging volumes will become a 
thermal design problem. It will be seen later that to achieve the ultra-linear wideband ampli­
fication necessary in the SMDS buffer and main-line amplifiers, a great deal of power must be 
dissipated in the active devices to meet system intormodulation and cross-modulation requirements. 
Fortunately, both for modulator and demodulator wideband amplification requirements, only 
single channel-modulated carvers are processed by bandpass filtering of the desired transmitted 
or received signal. High power consumption is not required to suppress distortion products over 
the transmitted or receivedchannel bandwidths. 
It appears that a power consumption-budget of 6 watts would be realistic for a 
SMDS Modulator Group and this estimate will be used for computing overall SMDS power require­
ments. -
8.3.7 Modulator Group Testing Techniques 
8.3.7.1 Performance Requirements 
The specifications necessary to guarantee the minimum required performance of the 
SMDS Modulator as given in the developmental specifications (located at the back of section 
8.0) ultimately established at the completion of the hardware implementation phase-of the SMDS 
development will undoubtedly be well defined. As discussed earlier under Input Signal Compati­
bility Considerations, the definitive performance requirements of the modulator group cannot be 
considered absolute and final. These specifications must necessarily be the starting point from 
which the final performance specifications will evolve. However, there ore several measure­
ment techniques that verify video performance specifications which should be briefly discussed. 
The mansurements, normally associated with thsespecificatians, are-somewhat complex and 
require test equipment not normally catagorized as standard when color television transmission 
is involved. Specialized color television test wavoform/pattern generators, waveform time/ 
frequency domain analyzers, and monitors ore required for comprehensive testing of video 
transmission channels. 
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Since it is often standard practice to perform bow:ebond-to-losbrnd (video-to­
video) measurements on transmission equipment (such a. for microwave links) by connecting 
modulolors and demodulators back-to-back, this approach would seem eaiiest for SMOS applico­
tioes. This isnot practical howevcr, unless on "mdeol" or knolin perforrmnce demodulator is 
available for testing the modulator or, convenely, an ideal or known modulator is availabla for 
testing a demodulator. Thorofore, although tto majority of SMDS measurements can probably be 
made on a video-to-video basis, operating a "standard" demodulator with a "modulator under 
test" connected in a back-to-back arrangement, a certain number of video-to-PF measurements 
must be made to characterize, calibrate, and maintath the performance characteristics of the 
"standardized" unit. This is necessary simply because of the large number of modulator and 
demodulator units which comprise the SMDS and the tolerances on certain parameters that must be 
closely controlled. This ensures that transmission paths among any and all of the more than 20 
model Space Bose deck levels can be continuously maintained in all modes of operation, espo­
cially for the PAM and digital data signals. It also guarantees the success of the common module 
interchangeability concept whenever tepairs must be made by module replacement, minimizing 
the necessity for alignment, which should be avoided if at all possible. 
The specifications which are important to color vidr~o trar.sm;ssion ore boscad 
frequency response, envelope delay, differential gain, and differential phase. 
B.3.7.2 Frequency Response 
The frequency response output characteristics of a standard VSB modulator are shown 
in figure 2,3.4. At the modulator output, frequencies of 40.75 MHz on either side of the 
carrier are transmitted double-sideband. Below -0.75 MHz, the lower sideband is attenuated 
and above +0.75 MHz on out to 4.5 MHz, the upper sideband has a flat response. The ideal 
detected output of a standard vestigial modulator is shown in figure 2.3.4. The required demod­
ulator response characteristic needed to restore constant gain to all transmitted frequencies and 
properly reproduce transmitted signal waveforms is shown in figure 2.3.4. Departure from flat 
gain at low frequencies causes "streaking" in the observed monitor image just as high-froquency 
gain variations cause loss of detail, spiking, ringing, and'naccurate color saturation. The 
amplitude response characteristics can be measured by sweep techniques on o video-to-vildeo 
basis or measured at the RF output of the modulator on a video-lo-RF basis using a spactrum 
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analyzer. This method is often supplemented with the measuremnt of Iow-frcquency performance 
with a modulator a"d demodulwor connected back-tt-back end meoauring the orplitude vorlt.ons 
(tilt and sag) of a 60 Hz squarewove processed through Ihe units. 
8.3.7.3 Envelope Delay Distortion 
Envelope delay distortion is the result of variations in the propagation time of 
video signal components across the video pasiband. This distortion significantly alters the time 
coincidence of the luminance and chrominance portions of a color video signal resulting in 
misrogistration in the colors of the reproduced image. This distortion also causes overshoot, 
undershoot, and ringing of the video signal. Envelope delay distortion is commonly caused by 
sharp or sudden nonlinearities in the system amplitude passband characteristic. In the case of the 
SMDS modulators and demodulators, absolute envelope delay must be specified, measured, and 
controlled. This measurement may be performed on a video-to-RF, RF-to-video, or video-to­
video basis. Envelope dela measurement equipment is produced and is currently available. 
8.3.7.4 Differential Gain 
Differential gain is the change in gain of the modulator/donodulator signal process­
ing circuits as the level of the signal is varied over the full dynamic range of the allowable input 
signal levels. For color television, differential gain causes the amplitude of the color subcarrior 
to change as it "rides" on the luminance signal which can vary from a "white" level to a "black" 
level amplitude. This causes color saturation to change as a function of picture brightness. 
In the NTSC system, differential phase is a change of color subcarrier phase as a 
function of luminance level and causes the color "hues" to change as a function of picture 
brightness. Differential gain and phase measurements are mode with a special "modulated stair­
case" waveform generator. The generator output is applied to a modulator input and recovered 
at a demodulator output with a television waveform monitor (similar to an oscilloscope) and a unit 
known as a "vectorscopo." Differential gain and phase through the units is than interpreted from 
the resulting displays. 
8.3.7.5 Other Tests 
Other tests which ore performed on modulators and demodulators on a video-lo­
video basis are multiburst signal, window signal, and sine -quared pulse; all of whichareproduced 
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by currently availale waveform generators designed specifically for television performnnce 
testing Sine squared pulse testing is perhaps the most wtod total system perfo m-mra te t and 
Is considered to represent tho equivalent transient reinonse, resuling from a peok Vwite o eel 
block level within the duration of the smallest picture element. If the holf-amplitudo width of 
a sine squared pulse is equal to the reciprocal of the basebond high frequency limit, then any 
arwlitudeor delay distortion within the video bondpess (4.5 MH) will distort the pulse sice 
its entire frequency spectrum is contaired within the system bandwidth. Waveform distortion 
characteristics can be used as an indication of the typo of distortion present. A numorical 
performance rating system, based on subjective tests and the sine squared pulte wvaform distor­
tion known as the "K"rating measurement (K = 1, 2 . .. 10r where I is considered best), Is 
often used to specify overall system performance. 
The above described tests relate to video performance. The remaining unfinished 
task is to specify the additional PA/'/digital compatibility tests needed to completely character­
izo modulator/demodulator performance. These tests could include bit error rate, harmonic 
distortion, rise and fell time, and other related functional tests. 
The designer must become completely acquainted with the testing tools available 
to him in implementing the SMDS modulator/demodulator units. The above discussion has 
reviewed the major test techniques that are recommended for use in the development of the SMDS 
Telecommunications Equipment. 
MATHEMATICAL ANALYSIS OF DESIGN 
Mathematical analysis of the recommended SMDS Modulator Group design has 
been restricted by the fact that its function and theoretical performance as a color television 
modulator have been specified to be identical to that of current NTSC color television system 
design. The analysis of design on a television basis is well documented in the cited reference 
literature and will not be repeated here. If future study of television systems for Space Bos 
applications should indicate that a television system having significantly different characteristics 
from those of the NTSC system is desirable, the extent of additional analysis of the SMDS design 
must be determined at that time. 
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As discussed in section 8.3. 1, there Is a recognized problem In esuring video end 
PAM transmission compatibility. Although analysis has been paferrned on thi use of a VS8 video 
trommiion channel (modulotor/tronsiission link/dsmodulator chain) from a system viOwpoint 
(taosoetion 4.2), this compatibility problem has not been addressed specifically through analysis 
for the modulator group. PAM and digital data interface compatibility between she nodulator 
and other SMDS equipments (Central Telephone Electronics, Control Intercom Electronics, and 
Digital Terminals) has been assured through overall system design. 
A spurious analysis technique for the upconvorsion function of the modulator is 
similar to the analysis used for downconvorsion spurious analysis used for downconversion spurious 
analysis described in section 9.3.2. This analysis isnot repeated hero. 
Analysis required that will be unique to the modulator group design will be dopen­
dent on the actual hardware smplementation. The functional description of a recommended 
modulolor design describes the generaI-guidelines to be followed by the designer. It is important 
that Ihs concept of a totally integrated system be retained ; the final design and this will b on 
imporlant task in systems management during the SMDS hardware development phase. 
8.5 THEORETICAL PERFORMANCE OF DESIGN 
The theoretical performance of a SMDS Modulator vill be that performance spaci­
flied or required by the modulator as a part of overall system specified performance. The theoret 
icol performance of the modulator must necessarily be related and compatible with the correspond-
Ing demodulator. This was discussed in more detail under Modulator Group Testing Techniques 
(section 8.3.7) and will not be repeated here. The theoretical performance of the Modulator 
Group and all other system subcomponents are more appropriately discussed under the classifica­
tion of overall system theoretical performonce and will not be discu sed at this equipment level. 
8,6 EXPERIMENTAL PERFORMANCE OF DESIGN 
No actual eporiments were performed as port of this study. However much of the 
eperrimental work'pzrformd by the telovilion industry is referenced throughout the study. 
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8.7 	 TRADE-OFFS 
The trade-offs made in arrivirng at a recorm.Med SMDS M-dulotor Gsovp d;nisn 
ore included as part of the tection covar g M.odulator dsign p blem resolutions (section 8.3) 
and will not be treated under a separate category of design trade-offs for a syste suboTnent. 
8.8 	 SUMMARY 
The SMDS Modulator design should generally use present state-of-the-art television 
modulator circuit design techniques to develop wvo kable breadboard units that ore furnctionally 
compatible and meet specified system performanco requiroments for all telocrmrmunicat;om syrtoms 
operating modes; i.0., television, PAM audio, and bilevel digital data. Specific attention must 
be given to this interface compatibility to meet the design goals of maximum equipment modular­
ity and commonality. This equipment breadboard and system feasibili:y phase of the SMOS 
Modulator and Demodulator subunits could conceivably rely heavily on rapidly developing tech­
nology of equipments used for CATV systems. In addition to more detailed paper analysis of the 
system design, the modificatior af camn:rciel ciu;upment to meet s.c;fic SMDS CapP:iiom_ 
would minimize the developmental costs associated with proving system feasibility. It is emphao­
sized that the final system feasibility can only be demonstrated by the construction of an actual 
breadboard system. This should be done prior to what might be considormd the second phase of 
SMDS Modulator and Demodulator development; i.e., subunit size, weight, and power consurrp-
Sion minimization. The development of hybrid microcircuits and performance requirements shell 
be dictated by the results of feasibility system testing. 
In summary, specific areas identified as a result of this study that will require 
further study of recommended techniques prior to hardware implementation are: 
1) Tolevision/PAM Audio/Bilovel Digital Signal Processing Compatibility 
2) VSB Filtering and Delay Equalization Circuit Implementation 
3) Local Oscillator Synthesizer Implementotion 
4) UHF Voltage Tunable Filter Implementation 
8-20
 
8.10 
1
 
0,9 SCHEMATICS AND DRAWINGS DEVELOPED 
Tho draOwinV roeting to the Modutor Greup op Or4I c tkt .2 5 2 V IrSI 
of this report. 
DEVELOPMEN,T SPECIFICATION 
The following developmnt spwcficalo,- Is povida as a p rt or this 3ction: 
SMDS Modulator Group 
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1.0 SCOPE 
This specification describes the development design coals
 
and major performance specifications of a SMDS functional buildino
 
block identified as a Modulator Group.
 
2.0 APPLICABLE DOCUMENTS
 
The guidelines, trade-offs and functional descriptions

included as part of the SMDS Final Report shall be considered as a
 
part of this subunit specification. References cited in the Pinal
 
Report shall be used for developmental guidance.
 
3.0 ELECTRICAL PERFORMANCE REQUIREMENTS
 
The SMDS Modulator Group shall accept baseband color tele­
vision or pulse amplitude modulated (including bilevel) digital data
 
as an input slgnal and translate the input information signals to a
 
UHF vestigial sideband amplitude modulated output signal for trans­
mission via a coaxial cable distribution system to a remotely located
 
SMDS Demodulator Group appropriately tuned to the Modulator Groun T'Hr
 
output frequency.
 
3.1 Innut Signal Requirements
 
The Modulator Group shall accept input signals as described
 
below and provide specified performance. Input signal compatibilitv,
 
if necessary, may be accomplished through a "mode" switching function
 
which is to be an integral part of the Modulator Group design.
 
3.1.1 Input Signal Equlpment Interfaces
 
The Modulator Group shall accept input signals from the
 
following equipments:
 
a. Color Television Camera
 
b. Central Telephone Electronics
 
c. Central Intercom Electronics
 
d. Pilot and Terminal Master Clock Generator
 
e. Digital Station Terminal
 
f. Central Time Unit Format Control Unit
 
3.1.2 Input Signal Characteristics
 
The input signals to be processed by the Modulator froup

shall be of three general types described below and are referred
 
to as operating "modes".
 
a. Comnosite Color Television Signal - The Modulator
 
Group shall accept a NTSC composite color television
 
signal with a peak-to-peak amplitude of 1.0 z 0.1
 
volts which contains all necessary luminance,
 
synchronizing, and color information necessary to
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recover the televised imaqe with a NTSC comnatible
 
color television monitor. (The monitor receives
 
this compatible signal via a SMDS Demodulator r-rouo)
 
b. 	Pulse Amolitude Modulated Audio and Bilevel Digital
 
Data - The Modulator Group shall accent a PAM data
 
stream at a maximum rate of 640 Xbps. The signal
 
shall be unnpolar with a positive DC comoonent of an
 
amplitude sufficient to cause the modulator to operate
 
in a pulsed ON-OFF keying mode. The presence of an
 
input level of a magnitude less than the input sin­
nal carrier cutoff bias shall cause the Modulator
 
Group to transmit a VSB modulated UHF carrier with
 
a carrier amplitude proportional to the input oulse
 
amplitude. The unitary input pulse amplitude variat­
ion shall not exceed 1.0 ± 0.1 volt neak-to-peak fro­
the carrier cutoff input bias level. The Modulator
 
Group shall also operate in this pulsed ON-OPP
 
keying mode when transmitting a bilevel data stream
 
at a maximum rate of 2.56 Mbps. 1
 
c. 	Bilevel Master Timing (Clock) Data - The Modulator 
Group shall accept a bilevel master timing signal 
that operates at a constant freqgency of 2.56 '!Hz 
with periodic interruption with a frame synchroniz­
ation code. The Modulator Group does not onerate in 
a pulsed ON-OFF keying mode as in b. above and in 
the absence of an input signal provides a continuous 
wave (CW) unmodulated RF output carrier at the selec­
ted channel operating frequency. The peak-to-neak 
amplitude of the input signal shall not exceed 1.0
 
± 0.1 volt peak-to-peak.
 
3.1.3 Input Impedance Characteristics
 
Input impedance of the Modulator Group for all onerating
 
modes shall be 124 ohms balanced with a malimum input VSWR of 1.5
 
to 1.
 
3.1.4 Input/Output Signal Bandwidth-Rise Time Requirements
 
The input signal/output signal bandwidth-rise time
 
requirements for the SMDS Modulator, when measured on a baseband-to­
baseband basis with a Modulator Group output connected to the input
 
of a properly performing SMDS Demodulator Group, shall be flat from
 
50 Hz to 4.5 MHz ± 0.5 dB with a maximum sauare wave pulse rise time
 
of 100 nanoseconds with less than 3% overshoot. Low frequency tilt/
 
sag shall be 1% maximum for a 60 Hz square wave. Where internal DC
 
restoration or processing of a DC bias on the input/output sional
 
is required, this shall be provided as required. To minimize phase­
linearity distortions, input and output video stages shall have a
 
bandwidth in excess of 10 MHz.
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3.1.5 Iout Signal Common Mode Rejection
 
Input signal circuitry common mode rejection to hum and
 
noise shall be 60 dB minimum.
 
3.2 .Modulation Requirements
 
The modulator Group shall modulate the three input signal
 
types described in section 3.1.2 and provide the sDecified perfor­
mance as described below.
 
3.2.1 AM Modulation Capability
 
The Modulator Group shall have a modulation capability

of 0 to 100% for input signal levels between 0,.5 to 1.0 volt peak­
to-peak (via adjustable modulation level control) and be nronerlv
 
compensated to provide 2 degrees maximum differential phase and
 
1 dB maximum differential gain for modulation depths ranging from 
10% to 90%. 
3.2.2 Vestigial Sideband Characteristics
 
The Modulator Group shall attenuate the lower or unner 
sideband responses of the conventional double sideband AM signal
in accordance with standard NTSC vestiqmal sideband characteristics. 
The transmitted sideband attenuation characteristics
 
shall be such that all transmitted modulated signal energy greater
than 1.25 MHz below the UHF carrier appearing in the next lower adj­
acent channel shall be a minimum of 60 dB below the desired adjacent

channel peak signal level. All signal energy greater than 4.2 !Hz
 
above the UHF carrier appearing in the next upper adjacent channel
 
shall be a minimum of 60 dB below the desired peak adjacent channel
 
signal level.
 
Amplitude response between the limits of 1.25 MHz below
 
and 4.2 MHz above the transmitted UHF carrier frequency for any

channel shall not vary (ripple) more than ± 1 dB from the level
 
of a 200 KHz sinewave reference signal,
 
3.2.3 Absolute and Relative Envelope Delay Characteristic
 
The absolute envelope delay versus frequency character­
istic of an input signal applied at the Modulator Group input

terminals and appearing at the modulator output terminals shall
 
be fully equalized across the frequency band of 0.010 to 4.20 '4Hz
 
to 200 ± 20 nanoseconds when measured using standard video-to-RF
 
envelope delay measuring equipment.
 
3.3 Output Signal Reguirements
 
The Modulator Group shall provide the specified output

performance as described below.
 
-2E 4
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3.3.1 Output Siqnal-to-foise Ratio 
The Modulator Group shall provide a minimum output slanal­
to-noise ratio of 50 dB when measured between peak output signal level
 
and rms noise.
 
3.3.2 output Spurious Frequency Suppression
 
The Modulator Group output spurious signals, both harmon­
ically and nonharmonically related to the desired signal, shall be
 
suppressed a minimum of 60 dB below the peak output signal level.
 
3.3.3 Output Carrier Frequency Range and Selection
 
The Modulator Group shall have provisions for switch
 
selection and operation on any one of 30 separate UHF carrier
 
frequencies in the frequency range of 300 to 500 MHz. Carrier
 
frequency separation shall nominally be 6.0 MHz. Carrier frequency
 
deviation shall be ± 1000 Hz. Exact operating center frequencies
 
within the 300 to 500 MHz bandwidth shall be selected to minimize
 
Modulator Group complexity as determined by the method of cenerating

upconversion mixing frequency and modulator intermediate frequenc".
 
3.3.4 Output Carrier Frequency Stability and Accuracy
 
The output carrier frequency stabilitv and accuracy shall
 
be ± 0.003% over the operating temperature range.
 
3.3.5 Output Power Level
 
The Modulator Group shall be capable of providing a max­
imum modulated output level of -5 dBm with provisions for reducxnq

this level a total of 12 dB in 1 dB steps. Unit shall not be
 
damaged by accidental output-signal port short circuits.
 
3.3.6 Output Power Level Stability (Long Term)
 
The Modulator Group shall not cause the measured peak out­
put signal level to vary more than zO.5 dB for a periodic input
 
signal of 'constant amplitude when measured over a 30-minute time
 
interval.
 
3.3.7 Output Impedance Characteristics
 
The Modulator Group output impedance shall be 60 ohms
 
unbalanced with a maximum output VSWR of 1.5 to 1.
 
3.3.8 AM Hum and Noise
 
Hum and noise in the band of 30 Hz to 15 kHz of the mod­
ulated signal shall be 60 dB minimum below the level which would be
 
produced by 100% modulation of the carrier with a single frequency
 
sine wave.
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3.4 Internal Fault Detection Provisions
 
The Modulator Group shall be designed to include built-in
 
fault detection circuitry with an appropriate indicator signal to
 
indicate abnormal operation or unit failure by monitoring key DC
 
power and signal levels within the unit.
 
3.5 Power Suonly Requirements
 
The Modulator Group shall 4ccept a maximum of two dual­
polarity DC input voltages with a maximum level of 30 volts. Total
 
input power shall not exceed 6 watts with a desan goal of 4 watts.
 
Power supply overloads, due to Modulator Group circuit
 
faults, shall be protected against bv suitable overload and surae
 
protection.
 
3.6 Size and Weight Requirements
 
The Modulator Group shall have a maximum weight of 4 pourds
 
with a design goal of 2.5 pounds. Unit volume shall not exceed 100
 
cubic inches with a design goal of 60 cubic inches. Unit form factor
 
shall be made compatible with overall system maintainabilitv and 
packaging constraints.
 
3.7 Miscellaneous Design Guidelines
 
Modulator Group development specifications must be consid­
ered flexible in terms of developing a totally integrated SMDS 
design . ,Trade-offs not considered or recognized as problems in this 
study may require deviations from the specifications stipulated 
above. 
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SECTION 9.0
 
SMDS DEMODULATOR GROUP
 
9.0 SMDS DEMODULATOR GROUP 
9.3 ACCOMPLISHAENTS 
This study has identified the functional requirerstnits of a system subunit which has 
been designated the SMDS Demodulator Group. This besic.buildirg block of the overall system 
performs the inverse function of he SMDS Modulator Group described in section 4.2.5.3. This 
unit demodulates any single VSB (vestigial sideband) amplitude modulated television or PAW4/ 
digital signal distributed throughout the Space Base via any of the 6 MHz wide UHF main bus 
tranumission channels. 
Just as with the implementation of the modulator group, the distributed nature of 
the SMDS requires that each demodulator group operate as a single channel unit, independent 
of all other system demodulators. It retains complete interchangeability with other SMDS 
Demodulator Groups through appropriate and UHF channel tuning provisions, which are ir'corpor­
ated into the design. However, on a collective basis the demodulator groups perform the demulti­
plexing function of the individual "channel modem" of a conventional frequency division 
multiplexing terminal where all multiplexed signals are received at a single location. 
As determined during system hardware grouping trades, the desirability of using a 
building block approach to configure the baseline SMDS for the "Y"Space Baose concept allows 
for a great deal of system configuration flexibilily if the SMDS should be implemented for a 
Space Base of a different design. In any configuration conceived, the suggested demodulator 
group hardware implementation would be directly compatible. As with other SMDS building 
blocks, this recommended maximum functional commonality approach has strongly influenced 
the proposed developmental specifications. Also this approach serves to minimize SMDS spares 
provisioning required to maintain the overall system fully operational throughout an anticipated 
6-month resupply cycle. 
9.2 PROBLEMS 
The SMDS Demodulator Group is categorized as a major module building block of 
the Space Base Telecommunications System. The major hardware implermantation probleoms 
associated with tho design of a SMDS Demodulator Group, that mer. the performance and 
furtcaonal Inferchangeability requirnents defined for the equipment, are as follow: 
9-1 
a. Voltage Tun.:-A|$ Preselect Fihtering 
b. Frequency Dnwnconvorsion Technique, and Spurious Signal Suppwrsion 
c. IF Amplifier and Video Detection Techniques 
d. Size, -Wdaght and rawar hMnimizatlon, 
e. Testing Techniques 
These problems and the designers approach to the rosolution of these problors are addressed 
separately in sections 9.3.1 through 9.3.5, respectively. 
9.3 RESOLUTIONS 
9.3.1 Voltage Tonable Preselect Filtering 
The requirement for preselect filtering of multiple carrier signals-(occupy!ng nearly 
an octavo bandwidth from 300 to 500 MHz) isone that is dictated by achieving adequate sup-
I 
prassion of undesired spurious micing products resulting from the downconversion process. The 
ideal proselection filter would pass the desired modalated signal to be demodulated with minimum 
attenuation, and to attenuate all other signals appearing at the demodulator input below some 
maximum allowable level. Fortunately, ideal preselector filter characteristics with extremely 
sharp bandpozs cutoff skirts are not required for Ihe SMDS Group Demodulator; primarily, due to 
the proposed use or a balanced mixer to accomplish the downconvorsion. Determination of the 
required preselect filter characteristics is one which can only be made after the type and level 
of spurious products for various input signal frequency ranges and intermediate frequencies are 
evaluated. This is an extremely lengthly process unless some computerized analysis technique is 
used. Even then, many different and usually conflicting hardware implementation constraints 
are imposed on the designer ard must be, at least tentatively, resolved before the spurious 
analysis for the demodulator begins. These primary constraints are discussed below. 
It hos'been previously concluded that the S/ADS transmission channelswill start 
at 300 MHz and could potentially extend to 600 MHz before second order interrnodulation 
products would fall in this bar.d due to main distribution amplifier nonlinarities. Therefore, 
Ihe design of the demodulator could fcadbly require operation with input frequencies over the 
300 to 600 MHz range. However, the proiected SMDS bcndwidh roqukrc~ent- piece the upp r 
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limit nokr 500 WltZ for cpproximately thirt o P ils channsls. Th operating input frequoney 
range ovor which the demodulator circuits must iperoteten to the 300 to 5(0 MAtsc n-trained 
range and, as a rezuIt, the tuning rango of the proselector filter is defined. 
In choosing a suitable intrmediate frequency for the demodulator, conv,ntio,1ol 
spurious mixing productsrimose responses, IF arrplifier fabrication limitations, and special 
vestigial sideband signal response equalization techniques must be considered. It iscotmonly 
accepted that high IF frequencies tend to minimize image frequency problems. Low IF frequon­
cies allow for increased channel selectivity, both of which are requirements for elimineting 
adjacent and interchannel interference problems in Ihe SMDS such as 150 MHz would minimize 
spurious and image problems along with praselection filtering requirements. An IF frequency'in 
this range is not compatible with the performance requirements of currently realizable monolithic 
Integrated circuit IFamplifier stages. The necessity for the use of microcircuits has been selected 
for use in the demodulator to achieve size, weight, and power consumption minimization. With 
these hardware constraints, the IF frequency becomes a problem of solecting a suitable frequency, 
'cntat;vely in thu 4 ro 70 MHz range. It should be noted that 45.75 MHz is the standard 
commercial television receiver intermediate frequency. 
There are three general techniques for achieving presalection filtering over a very 
wide bandwidth. 
Technique 1: Switchoble filters having necessary preselect bandwidth with overlapping 
ranges to cover the required input frequency range. This is Ihe conventional 
method used in commercial television receiver.. 
Technique 2: Continuous or step type filter tuning using variable or discrete DC voltages 
to bias voractor tuned filter elements. 
Technique 3: 	 Tunable microwave (UHF) active filters using the internal inductive properties 
of transistors operating in the inverted-common collector mode (ICC) as the 
variable reactance. 
Of those three techniques (while all functionally equivalent) the voltage tunabilitfy 
and small size associated with 2 and 3 are the most feasible aproaches for the SMDS bandpan 
filtering applications. It should be emphasized that there are to additional applications fara 
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UHF fnpt a:, flitl-e in 0e4isinrg otm k lp trro the Ln"1-4 (_,ia* d", 
derd Mcs;1r oup. Th 1) wlo ci enft atof efhfstl 
group and (2) ih AGC (ut Ic gain csnf.ofd) and ATC (aeiork rift centgd) pilot coizweI 
filtors required for the SPMD5 Male Lift* Ar91lfiens (S~o -ectos 4.2.1.4 "n 4.2.5. 1.! 11ha 
desig of a single volto .a tunale UHF banidpess flleg Covezing the 30 to 5W0 1431i s, 
wich will satisfy UHF filter "requreanm for all three SMO) oqulpman, it cbdvly dMI;Mbde. 
The apicaion of a precision regulated bias turra volrn (iterivisd fromn a wi*dd typo "dtoaje 
divider network) under the control o0 a channel select*? switch vill center the filter Cwnr4 9bo 
desired 6 MNz channel. in the case of the Main Line Aw.piiflars whtro morcr flrnlng Cpiiot) 
channels must be monilorod for leveling and line equalizaton purpose, th* filter no oAs- can 
be Identical. Howvebir, the tuning bas voltage (channelsel-t) switching rwerl-.. can bo 
simplified due to the limited number of channels involved. 
The tunable microwave active filter olears to show the most promise as a unlversal 
tfilter that will ree all SMDS requirements. The develcv7-nn of tsnit ': i~, t SMDns rt-:­
menu have been successful to date end have decided advantages over the varactor runtd rMpf. 
Although cavity typo helical resonator, voractor tuned filters are avail ble now, ts narrower 
bandwidth (selectivity) characteristics, significantly smaller size and weight, direct odaqatabiliy 
to microcircuit fabrication techniques, wide dynamic range, low insertion loss and rnoke fig9w 
make the active filter the preferred device. These devices also exhibit low-le-;prature tansl­
tivityand high-tuning stability despite their active nature, thus minirniing if.a poblern facing 
the designer In this area. 
With the overall system filter constraints known, It is possible to proceed with a 
spurious aalysis and select she eppropriato presoloct Filter requirements for the dem.odul or 
group, to control the level of undesired spurious respornis. Who tho .pufieus aoalysis remit. 
are discussed (taction 9.4.1), it Is shown that by uzing the spuriousapprrienp-,- of 
balanced mixers, the filter des gn Is not owtfomely critical. Alfc, this analysis h ws that th. 
filter can be a single rtsnotor hailng 3 dB and 20 dci bcndw;dfis of 12 M44z and 60 144r, 
retpoctivcly. -lowaver, it will probably be nccessay Io uso a two remwotef fIlre desiGn to 
iucrnteo taetlng all filter epplication reulr.mnt in the SMDS, spcclolly if tx afIina I,'lo­
maritatien w this filter for pilot filtering in the M il Linz kA ilflea. 
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9.3.2 Fqrtc eitneiaTcnqe 
qwyotm products rdcos Nhs device a turprlofesciovohr wm cvabdng technrd"tns eirQ;k~b In 
atremely marlt physical pcckes Cr moAe their application hme cMrnisaible with 5t cm 
mip&Itn.Wolrjif cv.12tvosints Pieced an (1ie drwndulatr onv 
The remelnahi dosign trades which cno bobctdo ae prarily in the W"o~ of 
wolacllno On cprict~to Method for Generation of the nr local ccsillotor Injection, frequacy. 
The discusilon of thoe hardware trades lies bean dsifcrcd to this tifftt m It to te ckradvloteos 
group rhal will dteimina the design of an all-chaunrl UHF local oscilloto syntherdov ,,ce. 
at least for the Monitor Video Torninals, the &jmodulator st be tumbio over all of thoto 
SMDS channels carrying telovilson video signals. From a mimaum conxtonrollty point of view, 
tho ue of this all-channel syntheizer has bean an irportant promisa to S.ADS dosigi f(" both 
modulator group and demodulator group UHF upconversion cmd downconsvenion applicatior, 
respectively. Alternate tochniques that would compromile this comrronality e ovail5le andi 
ore discussed below. 
There are five general techniques avoilable for cnorating the required frtveuncy 
conversion local oscillator signal. 
Technique 1: 	 Director indirect local oscillator synthesis for each channel using switch 
selection control. 
Technique 2: 	 Separate crystal oscillator/multiplior chain saotces for each SMOS channel. 
These can be separate plug-in units for iha come of all modulators and 
demodulators only required to operate In a single channel. (Tho-e dor ed­
ulotors umd far PAt4/digitol and rostar clock opplication's in the P,=n Lecvel/ 
Deck Level Interface Units and tho Pilot Tenninals.) Hovover, the Video 
Moitor Torminal d&modulotors would re.uir witch selecttin of seprmt 
oscillators to enablo reception of any vid-o clam-l originating in t0 Scc 
Bto0 at a sln~le monitor location. 
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3: St-44 LC L,,coi caclti-ar tA'h es--hmfcdl nWe4&re ,At 
oCAilkrn retnenr tpWA cFVWTu olaktsoit t~l PW-14riV qhq m 
frequency. (lis I theycc.mnatonimllertd quo used IQca,;= mTCtiitwvit,. 
Tcdf "vo Clont u tuning ofLC OscUiao lv~ecbteAs zn vcol nbalg wcilun; eks,'t. 
?Ir Wqkr 51 oe-ort or pvbe utton tu dn3 oLIC oiclklin (roqes.eny wgig swtc tclace 
DC Wias u fltagopled to vaactmr oe ftitof ethe eseilloare #ewona Eo 
circuli. 
DotaolEd O I ItCniqVse 111-0 Chat dntOrnF.inrWorj Of a ­s cebove ttnsfer 
rechImquo of local oscillaor "Oration must be uno on rho bais of desired pnfotvm-itte 
circuit cwmplezity, Operational Simplicity, reliability, and gStr ral sultobflty for Spoce ?--, 
cqtjpnfn applications.­
£).crpt for technique 4 above, tht final Output frequency of the LO)frequency 
Lou!c wUHld be a fo. of iswnrhseection. The ova rteominr,dfsodvons.e orf the variable 
tuning apprwvch ao" with any of the tingle IC (free running) local oscilkta techniques is 
fwqercy channel tetnbillty and long term stabiity. This is inaddition totho tenipsrotrne 
kzduced (reoquncy drift problems aociated The reliable switching ofr ith thosetchnmiqes. 
crc.t eklroens suitable for use at UHF froquencios w'ould be inherently unsrble duo to the 
diffIculty of controlling stray circuit capaocitances, and it isfor this retmon that psownt cmaqr­
cial UHF telcvision funer have bean of variabla lures design. Re~cently, woveroi UHF signal 
w~utces usIng veroctor tuned IC oscillafor, have ben Intrciduced to the camvnaciol maofe. 
However, thv-0 tunoe still arc susccpeiblo to frociency drift, alfihough not to the extent of the 
variable tunart inco DC6blos voltages am usted to change ;he Oscillator oeratoing froqu~nicy. 
Awsomric frequency control circuitry Is alto moed to avertone drift pobatis in theta com~tcl 
kknilis. 
For rnodulruar appiliations, 0 aoe pmdulaor output frcqts'nny Isa imzt fo rrNks 
FaIn cosnrS ove raminslort chornnol oiwznt.This r eommily dictates cfyt-ol control fmr 
b--Ah tol '%;On ret,batngM and modulatomrsmjevir-3 os PAW/4ltol ero&Iosors, this ImJts --V 
~~o4os~ leoecilI05a C"t1%Drafio to fchnkinio I m 2 chcveo. The di~odv~oml " of tothiik e 
I lie in the fact that the synthesis technique is somewhat more complex and unreliable than is 
justified to generate the relatively low number of LO channels (approximately 30) for the modu­
lator. The advantages of technique Iare the simplicity and reliability of separate crystal/ 
multiplier sources. This is especially true if modulator channels ore preassigned by location such 
that rather than switch selection of output frequency, frequency selection is accomplished by 
plug-in LO sources capable of operating on a single frequency. This approach complicates the 
spares provisioning problem for then the modulator groups are not directly interchangeable with­
out changing output operating frequency. Moreover, lack of switch selection of LO frequency 
for the modulator makes this LO source incompatible with SMDS Demodulator Group requirements 
which must be capable of tuning all SMDS channels, at least for all channels carrying video 
information. Separate plug-in crystal oscillator/multiplier sources used for the modulator groups 
could be used for non-video demodulator applications. 
The use of any of the LC oscillator approachos for demodulator applications can be 
essentially ruled out on the basis of an additional fine-tune control needed by the operator to 
compensate for lccal oscillator drifts that will occur due to temperature, voltage variations, and 
aging effects. 
The above trades have shown the preferred approach for both modulator and demod­
ulator local oscillator generation to be a choice between techniques 1 or 2. Implementation of 
these techniques is discussed in more detail below. 
A digital frequency synthesizer (technique 1)has the advantages of a large number 
of available channels, a high degree of stability (since only one standard is used), and small 
size/channel ratio for a large number of channels. Technique 2 is a set of crystal oscillator and 
multiplier chains, each of which will be capable of generating ten channels. 
The synthesizer approach requires an initial degree of complexity to generate even 
a few channels. To increase the number of channels requires only a minimal change to the logic, 
providing that the original design has the possible expansion taken into consideration. In the 
simplest configuration, the synthesizer is indeed feasible with present-day technology. The most 
difficult area would be that of the first prescaler shown in figure 9.3.2-1. 
9-7 
LOCAL 
OSCILLATOR 
OUTPUT 
BUFFER 
AMPLIFIER 
VCO SELECT V V MPLIFIER 
FROM N vco vo vco MLFE 
FREQUENCY I 2 7 
DATA INPUT 
FILTER 
20 
AMPLIFIER 
REFRENCEL =DISCRIMINATOR 
FREQUENCY 
-"-NDATA INPUT 
85646-42 
Figure 9.3.2-i. Frequency Synthssizer Implornentation 
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The three VCO's are vclcctable to divide up the range. The fPrst prescoler divides 
the output of the buffer by three which ranges fram 84 to 144 MHz. he second prascoler is 
on emitter coupled logic divider, to divide the output down to the rongs of 4.2 to 7.2 MHz. 
This range is well within that of MSI program dividers. The output is phase-locked to the 100 
kHz reference oscillator through the feedback signal processed by the amplifier end log filter. 
The synthesizer will produce an output frequency of 252 to 432 MHz whiiclh implias 
that the IFmust be 48 MHz rather than 50 MHz. This is the condition imposed with this form 
of synthesizer; i.e., that the output frequency boa multiple of the channel spacing. 
A possible approach for implementing technique 2 (shown in figure 9.3.2-2), would 
be to use a set of three multiplier chains each driven by a set of 10 oscillators. Crystal oscilla­
tors ore now manufactured in the 20 MHz region in TO-5 cans which produce a sine or square­
wove output of a 30 ppm temperature characteristic Tram -55°C to +1059C. It would not seem 
unra onable to expect :ucr-wavo osclolators up to 50 MlHz to become available. The third 
harmonic would then be prominent with the second and fourth harmonic suppressed by square 
wave action and additional filtering. It is anticipated that the worst-case filtering requirements 
would be that of a four-pole, 0.3 dB ripple, Chebishev bandpass filter which would reduce the 
fourth order harmonic by an additional 40 dB and the second order harmonic by an additional 
54 dB. If the duty cycle of the square wave is held to 50% ±10%, then the total rejection 
would be greater than 70 dB. The second tripler should be designed to provide the greatest 
even-order suppression and the requirements on the following filter would then be based upon its 
performance. In any case, it should not be necessary to use any filter of a higher order than that 
of a 0.1 dR, 5-sole Chebishev bandpass filter. 
In view of the comparatively small number of channels to be generated (approxi­
mately 30) and the inherent partial redundancyofthe individual crystal oscillators, it is,recom­
mended that it be implemented. A failure in any chain will still allow the use of a local 
oscillator on other channels. This freedort is not available in the indirectdigital frequency 
synthesis approach described for technique 1. For these reasons, the development of a comimon 
"UHF local oscillator source for both modulator and demodulator appear, to be justified. 
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Figure 9.3.2-2. Crystal Oscillator Implarr-entotion 
9.3.3 IF Amplifier and Video Detection Techniguas 
The IFAmplifier becomes a critical area of design, In that it Is in thes.e gam soGoc 
that most of the gain necessary for demodulation, along with amplitude response and delay 
equalization, ore incorporated., These stages must amplify the Incoming video or PAt-ldigitel 
signals with as little distortion as possible. Furtherimro, this means that this porformanco should 
be maintained for variable incoming signal strengths and under Space Baso environmental 
conditions. Maintaining a constant IF selectivity characteristic over variable signal strengths 
and a constant signal level at the video detector input by means of automatic gain control 
circuitry is a difficult design task. 
Achieving this performance using integrated circuit components, while minimizing 
discrete components from the design (especially the use of variable reactive tuning elements to 
create the desired bandpcss response), represents a significant design challenge. However, it is 
important to note, that at least two major semiconductor manufacturers have been pursuing these 
problems and using separate techniques, namely monolithic and thick film. The monolithic 
amplifiers use discrete intorstage coupling and tuning networks to achieve 75 dB gain with an 
AGC range in excess of 60 dB. The thick film approach has emphasized techniques of using 
specially developed thick film compatible reactive elements that are fix tuned, using air abrasive 
processing techniques to adjust values of inductors and capacitors and provide necessary frequency 
control. In both cases, the miniaturization of IF amplifiers suitable for wideband video applica­
tions has been demonstrated. The SMDS IF amplifier development problem is that of adopting 
present technology to the specific requirements of the SMDS demodulator. It is important to 
note also, that the SMDS does not use simultaeous FM sound transmission in the video channel 
which will significantly ease the IFamplifier selectivity requirements and resultant delay 
cquallzation problems. 
The successful demodulation of the transmitted VSB modulated signal, whether the 
modulating signal was a composite video signal or PAtv/digital signal, poses a signal procossing 
compatibility problem of the some nature as that described for the Modulator Group in Sectior­
8.0. Although the deinodulator compatibility problems are considered nerly as chollenging as 
those for a modulator, the major consideraltorn ere discussed below. 
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O" aea requiring attestion Is the method of in lentmlr3 autt.vAc wk" coicrel1
in the dendulator. This circuitr coa 's+ofor chwgv& in Indiuiduol drnodvlao int t ia 
amplitude resulting from signal 'level variations Induced by othes system loms arud Gin valotloat 
of a;iociated SMDS eoquipment compents. By this 174cs, the peok-to-paek sienat lavel at the 
out ut of the demrodulator group is hold constant for changes in she incoming UHF ccrrie" levels. 
It is common practice to use some form of "keyed-AGC' in television receivers to semples the 
amplitude of incoming horizontal synchronizing pulses, which ara transmitted at constant anpli­
rude. This is done o compensate for nols spikes or rapid fading offects that occur When recaiv­
ing an antenna radiated and received RF television signal. Since tho SMADS is a totally "wired" 
system a "fot acting AGC" IF amplifier re&ponro is not required and the AGC implemented Is 
needed only to compensate for relatively slow signal-lovel variations such as those which occur 
in changing from channel to channel or variations duo-to other long form amplifier gain drifts 
due to tomprorature, level equalizations, or voltage variations. The required AGC amplifier 
bandwidth should be somewhere on the order of few hertzs so as not to respond to the longest 
time period durations of the amplitude modulated video wavoform such as the 60 Hz verticol 
synchronizing pulses. The use of a keyed AGC system is not justified due to the high sigal-to­
noise ratio that will be maintained throughout he SMDS; therefore, a -ophisticated AGC circuit 
is not required. This approach appears to be generally compatible with PAM, however, in both 
cases, the AGC must be slow enough to be "blind" to the desired amplitude modulated Informa­
tion. 
Achieving proper baseband response in the VSB demodulator can be accompllshed 
in a number of different ways. 
a. 	 The amplitude characteristic of th VSB signal can be shapcd in the IF 
amplifior with the video detector and wubscquent amplifiers having flat 
amplitude responso, Phase delay equalization for conventional television 
receivers is achieved by predistortion of the envelope delay of the transmitted 
signal in such omunnor as to compensate for the raceiver IF bndp=s indjacc 
dolay distortion. This predistortlon has " distinct eivantage in tho StDS 
since there Oa oppnoximreioy the some nrimte oWnnultr s,6cedltn 
This precorrection of demodulator delay distortion Is com'i&rod to inptre a 
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,oattktien on buitdigblcsck de-i ntr aiityad inle-nit co&'Poii. 
billty. Predlsf-rti tof sh tsc-,itt is not rtmlred 11 suitcble detay 
equalization is incorporoted in the IFampilfier intent',gs cesipling circuits. 
b. A scerod approach to domodulator desigi Is to employ 
delay correction after detection with a flat IF omplifie 
itudloearna envelope 
band-pass churocierletic. 
c. More sophisticated techniques such as exalted carrier and synchronous detec­
tion ore theoretically feasible For equalizing bosebend response and avoiding 
quadrature distortion effects produced by envelope detection of the VSD signal. 
The currently available widebond synchronous vide- detector, on a monoluthic 
integrated circuit which was developed for television applications, indicates that improved 
performance over simple envelope detection can be realized by using this circuit in conjunction 
with a compatible monolithic integrated circuit IFamplifier. The increased sensitivity of this 
detector circuit can allow for a savings in IFamplifier power consumption since the afplifier 
operales of a loer overall gain. 
The development of a totally integrated circuit IFamplifler/video detector com­
bination using this-technique, is anticipated by the television industry in the near future. A 
hybrid version of this circuitry would appear to have direct application in the SMDS Demodulator 
Group. This hybrid circuitry would include the necessary IF amplitude and envelope delay 
compensation to be compatible with the proposed SMDS Modulator Group discussed in section 
8.0. The selection of a SMDS intermediate frequency in the vicinity of 50 MHz further supports 
this proposed solution since this bandwidth is in the near vicinity of current integrated circuit 
operating frequencies. The implomentation of the IF amplifier/video detector combination must 
necessarily be determined by additional study of video PAM/digital signal compatibility. 
9.3,4 Size, Weight, end Power Minimization 
Study of possible hardware implementation methods for the SMDS Demodulator has 
shown that most circuitry can be realized using microcircuit techniques. The presoelctor filter 
could possibly be physically largo unless the active microwave filter approach is taken. Due to 
-the largo number of demodulator groups required in the sysiom, it is recommended that convarcom 
of all circuirry to seine type of hybrid microcircuits bD a design goal. 
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PrItent telOvhion dneod,,la0tes Iffmrina cuivele(,furions etc 9&)S O 4­
uloat) dedqgotd for CATV w vIce hov the follaroing st*w and weight dho.actesIc5t 
Width: 	 19 inches 
Height: 	 2.50 inchs 
Depth: 	 12 Inches 
Volume: M00 cubic Inches 
Weight: 0pounds 
It will be noted that this Is the some size rnd weight quotd for § CATV madulouo., 
The proposed SMDS Demodulator Group is considered to be toiovkAet more adaptable to mrnicivu­
izatlon than the modulotor; therefore, enginering estimates project a possible size of 3 by 4 by 
5 inches and a weight of 2 pourds. 
Pcwe' censu'r pto' of presont CATV de'modulators is on the order of 6 watts. For 
the somorsasons cited under the modulator group powaer consurcplion disussion, this can be 
anticipated to drop to 4.0 watts as a connrvotlvo estimate. 
9.3.5 	 Testing Techniques 
The subject of testing the SHIDS signcd transmission porformonce was covered in 
cons;derable detail under Miodulator*Group Testing Techniques (see soctlon 8.0). The ultimata 
performance of the demodulator unit can only be evaluated on an end-to-ond basis when the 
performance of the modulator is known. It is recommended that the methods dsscribed earlier 
be applied to,demodulator tests to access overall demodulator poiformanco one a ture that 
required performance tolerances are maintained. This will guarantee interunit compatibility 
end interchangeability. 
9.4 ,ATHEMATICAL ANALYSIS OF DESIGN 
A detailed analysis of the SMDS Demodulator Group design was limlted to a 
sjrious analysis to demonsoote the feasibility of the doaneonversion technquc popo2d. Um 
result; of this analysis are uJrnnrlzed below. 
in otw consdat-lorj of slcel cetrion in the pxnte of dr-lnsbto avla2I, 
it 15 ncccswry to conzidar tho pobble mixirn products v-Aich may arim. 
in the cost of the d omdulaor unit, (h9 lrrgst level to tho balfnced nMItRa will 
determins the level of a ifafriou producot. It is impeatant hiowe-vor, to locate the swurkvos 
rospoavn to ascertain the affect on the output. A co3Fular prcsam ws utillizeJ o construct 
o spur plot for isveial IF froquncic. A tample ouput of the progrm It shewr-In figuro 7.3,1.3 
and Includes a tutr anl of the cpelatlon of the pro-grcmf. P;ically, the progr.n protucas inforsao­
lion to c"ttuct he graphs shown in figures 9.4.1-1, -2, and -3, which np-miont ptnriovs 
retponsos for 40, 50, and 60 M64z IFcenter frouencies, repectively. 
Exomlollon of the graphs &howa trade-off problem bolween the even ordered tam's 
4iand the odd ordered terms as a function of frequency F(RF), vhle the add ord.erd term, oproe 
F(RF). 
At this point, It is necessry to examine the uffect of the balanced mixer on the 
order of responses thus fornd. From a sot of specificatics for a double-balancod mixer with a 
RF drive level of -0 dBm and an LO drive level of greater than +5 di-n. 
9.4.2 Explanation of Spur Chart Computer Proi rm 
Spurious rosponses in a mixer are found by testing ach value M and N in th basic 
equation: F(IF) = M x F (LO) +N x F(XQ; where, FQPF) is a fixed IFcenter frequency, F(LO) Is 
the local ozcilIlat- ed, F(X) is the frequency of the spur. 
The value F(X) is fixed to be within the range: F(RPF) -FB 5FO() _<M.F) 4F8; wkham, 
ro Is elected to be wider than one-half of the wont-cae RF proeelection filter bandwidth. 
Thui, any signal which con pa55 through the preselectlon must bo contained within Ih Interval 
-FB to +0 about the center frequency F(RF), if one expects to get she maximm a -,atof infor­
motion. 
Sin-o most dovwmconversion opplIcations In receivers require that the rcceived 
frcq ncy F(RF), Wo tunable ocross eomq bend, the additional equation F(IF) F[i (-n -F(Ljis 
wed.Foixampe, FIF) r.CF) 4F(10)] I usvd for low uide Injection. The value of F(IF) 
will be hold cofent. 
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IF \F = F(X) -F(RF), then the equations for F(X) and F(LO) can be substituted to 
give- %F=-F(RF) +F(IF)/N -t4/N [F(RF) -F(IF)] or AF = F(IF) [(1 +M)/J -F(RF) [(M *N)/ 
N]. 
If the values for M and N are known and F(IF) is constant, the equation becomes 
that of a line where the slope is -(M +N)/N. A graph an be plotted with each line representing 
a given spur. The end points of each line are the values for AF at the band limits F(RF) (1) and 
F(RF) (2). As on example, suppose it is desired to find the spurs encountered for a receiver which 
can be tuned from 300 to 480 MHz and has a 50 MHz IF frequency. We can look in a ±30MHz 
strip about the received frequency and note that if the receiver is tuned to 300 MHz, that a signal 
at 316.667 MHz will produce a seventh order product in the IFpassband. Notice also that a 
signal 25 MHz below the received signal will always produce a fourth-order oroduct. The magni­
tudes of the spur products for two commercially available mixers are given in table 9.4.2. 
Table 9.4.2. Magnitudces of Spur Products 
Factor J Mixer Type 
Order RF LO Relcom M1 Relcorn MIE 
4 2 -2 74 75 
6 3 -3 50 >90 
7 -3 4 77 >90 
8 4 -4 88 >90 
9 -4 5 85 >90 
11' -5 6 >90 >90 
11 5 -6 >90 >90 
Product in dB below F(RF) 
Minimum alloyable magnitude to meet specification is -50 dB. Note that the 
Rflcorn type MI has almost oquul degradation for the fourth and seventh order, whereas the 
MIF .os malded improvement at orders 6 and above. It would not be advisable to select an 
IF freouency based upon the spurious analysis except to stater that below 40 MHz the even 
ordaed resmonses Oproach too closely to the RF center-frequency, and above 60 MHz the odd 
order responsos will become severe. 
9-19 
Based upon the data a this point, one would conclude that a ssngle.polo tank with 
a loaded Q of at least 40 should provide sufficient selection. This would amount to about 10 dB 
reduction to fourth order and 15 dB reduction tothe silh order product. 
It should be mentioned that the signal levo6 given will be degraded by e few dB. 
However, at the higher frequencies the degradation can be compensated by a reduction in input 
signal level into the RP input of the mixer. The final selection of a local oscillator drive should 
be based upon the actual performance of the mixer. 
The pretune network need not be of sophisticated design, the loaded 0 should be 
greater than 40 which would require an unloaded Q of several hundred. Unloaded Cis of Lrr"pad 
element voractor tuned tanks in this region, are definitely feasible. 
9.5 THEORETICAL PERFORMANCE OF DESIGNI 
The theoreical performad:ce of rhe Demodulator Group and all other StADS system 
subcomponents ore more appropriately discussed under the classification of overall system 
theoretical performance and will not be d;scussed at this equipment level. 
9.6 EXPERIMENTAL PERFORMANCE OF DESIGN 
No actual experiments were performed as part of this study. However, much of 
the experimental work performed by the television industry is referenced throughout the study. 
9.7 TRADE-OFFS 
The Irode-offs made in arriving at the recommended SMOS Demodulator Group 
design ore included as part of section 9.3, covering demodulator design problem resolutions and 
are not to be repeated here. 
9.8 SUMMARY 
The SMDS Demodulator Group design should generally use current state-of-the-art 
television demodulator circuit design techniques to develop workable breadboard units that are 
f(nctlionelly compatible and meet specified system performance requirements for all tolacomrmuni­
collons syloms operating modes; i.e., television, PAM oudio, and bilevol digital dori. Specific 
attention must bo given to this interface compatibility Iomeet the dcsign goals of maximum 
9-20 
equipment modvlority and commonality. (his equipment breadboard and sysem fe-asibility.phoso 
of the SMDS Modulator and Demodulator subunits could conceivably rely heavily on rapidly 
developing technology of equipments used for CATV systamso In addltlon to more detailed paper 
analysis of the system design, the modification of commercial equipment to meet specific SMDS 
applicotions would minimize the developmental costs associated with proving system feasibility. 
It is emphosized, that the final system feasibility can only be demonstrated by the construction 
of an actual breadboard system. This should be done prior to what might be considered the 
second phase of SMDS Modulator and Demodulator development; i.e., subunit sizo, weight, and 
power consumption minimization. The ,development of hybrid microcircuits and performance 
requirements will necessarily be dictated by the results of feasibility system testing. 
In summary, specific areas identified as a result of this study, which will require 
further study of recommended techniques prior to hardware implementation, are: 
1) Tolevision/FAM Audio/Bile;vei Dgital S:gna! Processing Compatibility 
2) VSB Filrering~and Delay Equalization Circuit Implementation 
3) Local Oscillator Synthesizer Implementation 
4) UHF Voltage Tunable Filter Implementation 
9.9 SCHEMATICS AND DRAWINGS DEVELOPED 
The drawings relating to the Demodulator Group appear in section 4.2.5.3,
 
volume i, of this report.
 
9.10 DEVELOPMENT SPECIFICATION 
The following development specification is provided as a part of this section: 
SMDS Demodulator Group 
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SMDS DEMODULATOR GROUP
 
DEVELOPMENT SPECIFICATION
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JI 
1.0 SCOPE 
This specification describes the de'elopment design 
goals and major performance specifications of a SMDS functional 
building block identified as a Demodulator Group. 
2.0 APPLICABLE DOCU*PNTS 
The guidelines, trade-offs, and functional descriptions
 
included a3 part of the SUDS Final Report shall be considered as 
part of this subunit specification. References cited in the Final 
Report shall be used for developmental guidance. 
3.0 ELECTRICAL PERFORMANCE 
The SMDS Demodulator Group shall accept and demodulate 
a UHF vestigial sideband amplitude modulated, telecommunications 
signal which has been originated by any SMDS Modulator Group. The 
Demodulator Group shall receive the modulated UHF signal via the 
Space Base SMDS wideband UHF distribution equipment (Base Level/ 
Deck Level Interface Unit, Pilot and Terminal modem, Lines, and 
Couplers). Depending upon the operating channel to which the de­
modalator has been tuned, the output of the unit shall be a base­
band composite color television, PAlf audio, or digital bilevel 
information signal as the particular operating mode or application 
may require. 
3.1 Input Signal Characteristics
 
The Demodulator Group shall provide the specified per­
formance for input signals having the following characteristics: 
3.1.1 Input Frequency Range 
The Demodulator Group shall be capable of specified
 
operation on any of 30 separate discrete receive frequencies in the
 
approximate range of 300 to 500 MHz.
 
3.1.2 Receive Channel Selection 
Demodulator Group receive channels shall be selected by 
a channel selector switch easily accessible to Space Base personnel. 
Channel selection snall be accomplished by a set of thumbwheel or 
pusnbutton switches (or equivalent) and shall be accompanied by an 
appropriate channel indicator which displays the channel to which 
the unit is tuned. The selector switches shall preferably activate 
or switch DC bias control voltages so as to allow for remote tuning 
capaOility of the demodulator.
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3. L. 3 Receive Channel Characteristic--
The 300 to 40b RNZ bandwidth shall cuixst of 30 6eparato 
6 l tz Wide vestigial sideband (A.4) modulated kP channels. Theaa 
channels shall contain composite color television, PPA audio, or 
bilevel digital information signals. The information banddidt-h of 
these signals shall not exceed 4.5 M.Hz. 
3.2 Receive Channel Tuning Tim 
The demodulator qhall be capable of specified operation 
on any of the 30 SMDS frequency channels within 5 Leconds after 
channel selection. 
3.3 Spurious Responses and Image Pejection
 
The demodulator shall incorporate suitable voltage-tunablo

UHF preselection filter and doinconvorston mixer of such design as to 
ensure tnat spurious signals, including image signals, appearing in 
the intermediate amplifier passband as a result of 30 modulated carriers 
in the 300 to 500 ruHz spectrum are a minim=m of 60 dB below the peak
desired received signal when msasured at the input to the demodulator 
second detector. The actual preselector filter requirements must be 
determined on the basis of demodulator mixer performance and design
commonality considerations. A design goal of the prosslector filter 
implementation shall be to make its performance characteristics con­
patible with SIMDS Modulator and Main Line tmplifier UHF filtering 
requirements for application in these units. "
 
3.4 Local Oscillator and Spurious Signal Leakage
 
The design shall ensure that the level of the internally
 
generated local oscillator and any other spurious signals appearing
 
at the demodulator UHF input port in the 300 to 500 MFz -range are
 
60 dB below normal input signal levels.
 
3.5 Local Oscillitor Stability and Accuracy 
The demodulator local oscillator shall exhibit an overall
 
stability and accuracy of ±0.003% over the operatxng temperature
 
range. 
3.6 input Impedance Characteristics 
ohms with 
The demodulator shall exhibit an 
a maximum input VSWR of 1.5 to 1. 
input impedance of 50 
3.7 Nu 
The demodulator input noise figure shall not exceed 10 dD 
over the oporating temperature ranqe and frequency bond with a design
goal of 6 d0. 
PVr4r 
Adiacvnt Czrrier Re cction 
Thu demodulator response to adjacent carriers 6 -Ulz @n 
either side of the desired signal shall be suppreseed a ninl-um of 
60 du below the desired peak signal level.
 
3.9 Input Signal Inamic n 
Tno demodulator shall accept signal levels from -55 to 
-25 dim minimum for a minimum automttic gain control (AGC) range of 
30 d3. The video output level shall not vary more than +1 dfl for an 
RF input level change over these specified ranges. 
3.13 Intermediate Frequency Rejection 
The demodulator shall exhibit a radiated and conducted
 
intermediate frequency rejectton of 80 d3 minimum.
 
3.11 Vestigial Sideband Amplitude and Delay Compensation
 
The demodulator shall incorporate appropriate VSB and 
envelope compensation compatible with SMDS Modulator Group charac­
teristics necessary to meet specified system requirements for re­
covery of VSB amplitude modulated television, PAB, and bilevel 
digital data signdls, For conventional NTSC,VSB, the demodulator 
IF passband shall exhibit a flat amplitude response within i1.0 dB 
from 0.75 to 4.2 MHz above the UHF carrier with the IF response 
suppressing the IF carrier to 50% of the nominal flat aTplxtude 
level. Demodulator Group envelope delay shall be compensated to 
be within ±20 nanoseconds of an absolute delay of 200 nanoseconds 
across the frequency band of .010 to 4.20 Miz when measured using 
standard RF to baseband envelope delay measuring equipment. 
3.12 Sensitivity
 
The sensitivity of the demodulator shall be such that 
any signal with a predetection C/N (carrier-to-noLse) ratio in the 
range of 30 to 60 dB, is not degraded by more than 3 dE when measured 
at the demodulator video output terminals on the basis of post­
detection signal-to-noise ratio. 
3.13 Differential Gain and Phase 
The demodulator differential gain and phase shall not 
exceed 1 dB and 2 degrees, respectively, for modulation depths ranginq
 
from 10% to 90%.
 
3,14 Tilt and Sag
 
Demodulator low frequency tilt and sag for a G0 Hz square
 
wave Ghall be 1% maximum.
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3.15 output Signial Chacteriatics 
Tho oemodulator output shall bo 1.0 0.1 volt peak-to-ptoa 
for a 9o modulated input signal for frequenelss frct 40 iua to 4.4 keIA. 
The rise and fall times of demodulated puise modulated carriers shall
 
not nxceod 100 nanoseconds.
 
3.16 Video Output Xmoeanco
 
The demodulator outputfAmpedanco shall be 124 ohms bilnntd
 
with a maximum VSWR of 1.5.
 
3.17 Internal Fault Detection Provisions
 
The demodulator group shall be designed to include buit-in
 
fault detection circuitry uith an appropriate indicator signal to
 
indicate abnormal operation or unit failure by monitoring key DC
 
power and signal levels within the unit.
 
3.18 Power Supply Rcuirements
 
The demodulator group shall accept a maximum of two dua!
 
polarity DC input voltages with a maximum level of 30 volta. Total in­
put power shall net exceed 6 wattc wits a dcign goal o 4 vatta.
 
Power supply overloadsy due to demodulator group circuit
 
faults, shall be protected against by suitable overload and surge

protection.
 
3.19 Size and Weight Requirements
 
The demodulator group shall have a maximum weight of 4
 
pounds with a design goal of 2 pounds. Unit volume snall not exceed
 
100 cubic incnes with a design goal of 60 cubic inches.
 
3.20 Miscellaneous Design Guidelines
 
Demodulator group development specifications must be
 
consvdered flexible in terms of developing a totally integrated St4DS
 
design. Trade-affs not considered or recognized as problems in this

study may require deviations from specifications stipulated above.
 
-

SECTtON 10.0
 
SMDS CENTRA I TELW4HONZ ELECT ONICS
 
10.0 51S4$ C4TRAL UFl1OM £tCTRONICS 
10.1 ACCOFOLISHMENTS 
The oboctlvo of a otudy and eesncoptusil dedtgn of on cifspnpeieet~J 
system~ 1o, the Space Dow was accomplished. The fui-tionai ft(ueiite s of 75 Wtsphers tUwlctu 
was Implemented. This implementation utet 26 full &'plez chnnuels to Ine5c'snt oQ~e 
75 phones with each other to well a 24 channels (a geut con rtloiv.nlite fat 
Ti"e division multiplexing and pulso am~plitude moadulation wo the tischuc"ue 
employed to yield the minimum com.pl lty in the tlolepk.o system fh--m boh o circuit er4 a 
wiring complexity vievpoint. Still she Space ,ow tlephone system ormjuye heFiikeri.es of she 
co.merciol telephone systems in that It interfaces re dily with onte"rl telphse e.vip-rit such 
as the handset and dialer. 
The telephone system Isnot limited to 75 telephons either as a minfrsm at as a 
rraxirrum- since the system I; limited by rhe PaUYT&? of censwn and ihe~t YUsog of te phone 
system. Therefore, additional tolophonts can be added with no d.gradation to the system. 
10.2 PROBLEMS 
Of several problem areas uncovered in the study of te tolephone system, the moic 
problems-ore discussed here and in the reiolutioss section. 
10.2 .1 Intorchannel Interference 
Inturchannol interference or crosstalk isa potential problem in any multbhonnai 
communications system. In a TDM-PAM system the problem is not only related to the itmiy 
pickup (be it inductive or capacitive) but also tho timing uncertainty, Cable deloys, as ,tll 
circuit delays, become serious problems. Knowledgeable crostolk, such as intorchnnol inter­
foranco, ha an acceptable throihold far below the tolerable tbreshold of noise since the am 
listens o rhis othesr convonotion occurring on the interfering channel. Noise con be quite Miss 
before interfering sufficiently with the! convorsatlon to tmake the co munication link uv'3ccaptCblO. 
Thus, intorchonnel intorference ispotentially avon a groater problerm. 
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the. wrtlom 04 no loilsyat mhFTno t et~ ~sit~Z*%tt 
etiKgpd sont slot schc*. Ine only cajId be60*r z~mw Ie so" i- m"y Cekopont m-
A'Amte v! tla alie. Thea Woabkn of lncromlsa-IM atibns of Plate do%shl 9zn C! 
.h tjopite ChonVlo the tln~iRg t0 cl7W' (Or OIVE 0I0fl. The CTnt RMUMM It that ehs vfZA;4~ v-44 
is fInXd and Increasing f4%0 ruiatsi of felepln- dscmteo Om~l skit wls~h to a psa.M &I 
paj~blj s tof c4 he darta containted In the tlm* Eiot. 
10.2.3 	 TolehoePl lr 
Tho pleeesront of pf4oavt timnonjsufth a l ,bv dwos Glto a irnco GF.Y 
ioal ccbla roitis in the thim 0 delay, wich Wiadt to the timingt uftbeflolfty. The nestvqm 
iwi cctvstderatlort in ohfoinina a conflgurotlan for cccli decs Is not that 0-.v telephone Wns-con­
nect ion bil re440 with the rnininwr, lcnotb, Rsah&t thel ioetono sys~eam sheruld be such that any 
poslblo deock configuration could 1:0o IaoNicd by the tcapshon sysOtm Wvilh lapaeanmo Oti 
quo~ey ef teho co".. jnicatlon ytr.. 
10.3 	 PESOLUTlONS 
10.3.1 	 lntrchannol Interference 
Interchannal interferonco was found to ba pmdhily 37.1 a'S balcw dso chmral1 
retfemone. (This is i both Oha reference cha~nnel and dki Intfearing ehwnmi are at the .m 
Iowa', wehich ra not be the coire; in fact, the Wayefaring channel con &9 at a level aStive she2 
rokico clhonnel in which case there would be even frors hstorerene.) This to ito for cowtoin 
cendiria fuch 01 a limit of a 1 MMz polo due to the t-aw-iiJo tirm, of' a , osspie ad hald 
wtIlflctwltth a gain bandwidth product in the antler of 20 Wg, Q-td ofa lawri os hold 
Cksri-g 1lMO constant Of 300 nanoseconds. SInce diz problem Isdue to tim~e slat, actually 
ovO-tp~lnO bscotre of the line del",i" swowlutions could possibly wrsolvo h problem. t 
firs Wwud be to reduce the delays, pefoably to zero, bust this weuld foc she IecawloR of ta~zh 
tetqihcne to bena cdar to ihe morln bus into.foco b=n as p,4;ble. This raldtal to athc 
psebl~m pint-.d out cbrevo. Tho seco-Id approach tmiid ho to reduce to *art, to fl ~ 
slog "eWO' cuts-Ine width of eads flmo dlot Is Samptd, Thus, (MY e='4rkp flat vs00td eccew Is 
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rsr~e~o w deesoitm It
.n. in tsve 
t1-4 rleuillty G;Th4omo012141 "4*11 tha rc~si tinm Lt'e c'~ 
ise t VVi by ,nvlas Itg a n(rokgae tast MI svil a vuttrt irz Jost he,*t4 
byt 04AS91 0*ne inilt~eing 0,4 coll. lemwitdofa toll 'hcsso lwzyv IOwntq e "14l ik" I,,* 
ptofttVred m-4J 9h luaun Slt vQfl;ThIe to any 110f cammCltU by the pctefcnl4 call, heav 4t q 
and II&*Gn OW4. 001%we v.3ded teo call to ct' ,w4lno~ upim ,dkh ct'ernsM t o X t,­
wty chanaat O slat Pits W In Lao. r' Eddi .WI to the talevkMrto. m,at ime CWT9Ify b v 
forhn can be serviced w~ith e l itin t Thu 1lTxibIlly at o4c( W'jn dotswh this ow pnod'. 
odditicuol phann Is Otto cbflrad with rI~p~~h 
101313 Te~~~ Ds~tn 
Tho posiioing of the teopkmiss dnzsohout the ecli Phould be wbjn't to chcsov 
withovt any impact to tho "Mliy of tite telephone ntylces. This btctme a problefn nhsc 
cootlidngrv thm tIming doluy; .esting frm the added Ien~ih of tomitzin hno. Thit psoblgm 
it only caetm to the -party lUne" system4 Ithat is, a 5y~em in which no -wirchbon is r-.cd by' 
rather a syttem ins which any Sinle 10l00.0m con ca.'mrevicoto With on,- othner bsoItsnen 04o 
%yIIC'tS O over o Lrtfl 1 Itransmision line. Ths trartnimin line Is thored by all ths elrcw 
within the system and thus ihe ncnte of tvi "pony lifm.' Th2 switclbood recohslk'n pma-6'ed 
other plDbfcma, namely lncs-ocnod consphndty In a viaceo. Shet~d the; smitcta,d feW. rht 
whel~ystm wc,.ld foil. instead, tho postioning problem was icialvgd by ;pits$'ng tho tektor_,m 
fv4 pcftlcrns air '4n?0 oil flu &scbtw The remnote portions of tho m~lephc41§ wotjd be pitC4e 
G04 ih0 cannotl Portions would be placed In lih vicinity of the mrom thal lItr.* &ai dtock * 4­
main k,1, ansd thus thG rGOt of 1110 SMlce) 8es. Tha control teIg~phvt wfIll conv-n th4 cns'."Iry 
of 4.0 qlQtt",ics rz dcd so template 'he copIiriy shotl each totepha-iem Pmt fa ~t 
4w~ith'. of~eher ioluphoae. the Prmota tvdptvce will coamleJ M' an, qfolronSL7 t. cv~k 
IN, lnlerfetftit ba'wcEn s4% Central Polcm aod tlhe rtooo pwrtin, Wirth iv sc .vl 00 tzcaz40 
cOM Wt oatie01 Inpvt; C1 fl*c toaeck-ib ta .tha.~ t.t.sInte~~e; 
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handset. To reduce the number of duplicate circuits in each central telephone, five central 
telephones are grouped together into a single package with just one-set of interface lines with 
the modem. This grouping reduces the number of transmission line drivers, transmission line 
receivers, and clock countdown circuits from five 6o one on docks where five telephones ore 
needed, a second contral telephone electronics group will be added. It should also be noted, 
that the reduction in-line length from the central telephone to the modem reduces the timing 
uncertainty related to the interchannel interference and reduces the amount of twisted-shielded 
pairs required to connect all the telephones. 
MATHEMATICAL ANALYSIS OF DESIGN 
Interchannel interference or crosstalk between adjacent channels comes primarily 
from data overlap in a TDM-PAM system. The overlcp in this system comes from the inability to 
"write" the data with no delay. The delay from the cable connection alone is approximately 
1.5 nanoseconds-per-foot of cable. Examining the dock layout of a noncentralizad telephone 
system yields o possibility of 125 feet of cable or 375 nanoseconds of delay. The scheme is 
shown below, and it can be seen the telephone receives a clock delayed 187.5 nanoseconds 
from the clock conducted down the main bus. Even if the data and clock are perfectly synchro­
nized at the telephone, the data will be delayed another 187.5 nanoseconds in getting back to 
the main bus. Thus, the data from that telephone is delayed a total of 375 nanoseconds at the 
main bus. 
Clock -'-­
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Receiving the data in a 300 nanosecond time constant sample and hold circuit with a 1560 
na-s' cond time slot width yields: 
ou (t) V1I (I a-t)r5 +2( -o r5 
whore: 
VOu t is the sample and hold output 
-r is the sample and hold time constant 
VI is the overlap voltage 
V2 is the desired voltage contained in the sampled time slot 
The amount of overlap voltage then present at the end of the sample is:
i 
V1 - e Ts 
The residue is /360/ 300 \ 15_-0 
0V1 (e -75 e 300 = 0.0139 V1 
or the residue is down 37.1 dB from the original V1 level. 
The whole idea of TDM-PAM rests on the assumption that the pulse amplitudes can 
be received and stored accurately. The problem of reception for the 1560 nanosecond wide 
pulses isanalyzed below and shows the assumption is valid. 
Let us approximate the attenuation of the transmission media, both the line and the 
modem, by a single order 1 MHz pole. Also the receiving amplifier is assumed to have a gain 
bandwidth product of 20 MHz, and the time constant associated with the sample and hold circuit 
is placed at 300 nanoseconds. Thus, 
v S 1I, [ [ GWA, 1f Ivout :s s+WJ + s+w in 
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wvhere: 
V. is the applied voltage 
G is the gain of the receiving amplifier 
WA is the receiving amplifier bandwidth 
V L is the line pole 
W is tho sample and hold polo 
Vout is the voltage-at the output of the sample and hold 
Taking the inverse Laplace transform of the previous equation and solving at t 1560 nonosec­
ends and allowing G to be approximately 4, yields: 
Vou r (1560 it) = [I +°0000733 -0- .013] G Vin = (= .013) Vin 
thus only 1.3% is not recovered by the sample and hold. This should present no problem in 
degrading the fidelity of the audio data. ... 
Pulses are inserted at major frame intervals in all time slots which are in use. 
These "in use" pulses allow the system to recognize the "in use" slots when no audio is present. 
Those pulses would prefer to be inaudible with the fundamental frequency below the audio 
bandwidth of the telephone system. Tho Fourier analysis of on in-use pulse occurring every 10 
milliseconds is shown below. 
+V 
J 1.6 microzecond 
IV T2 
10 milliseconds 
V(t) - 2V -I I T1 \ 
V ~ f W r1 /Cos 2rkr l 1Sin 2rkt 
k= 2 
 2 
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Since Ii= 1.6 x 104 the cosine may be aproximattd by the first two tens of 
T2 
its sa-es expansion, The amplitude coefficients for the various harmonics becom. 
A= fink T2 V = 6.44x 10- 7 kV 
A3 = 19.3x 10 7V or 114 dBbelow V (300Hz) 
A10 = 64.4 x 107V or 103 dB below V (1000 Hz)
 
A = 193.2 x 10-7V or 94 dB below V (3000 Hz)
 
These calculations show that for k = 30 the signal is 94 dB below V, thus, the 
301h harmonic or the 3000 Hz component is94 dB below the pulse reference. Therefore, the 
in-use pulses should not produce tones in the audio band loud enough to interfere with the 
converso o. 
10.5 THEORETICAL PERFORMANCE OF DESIGN 
The Space Base telephone system uses an amplitude modulated RF carrier to complete 
the communicahon link from deck-to-dock. The time division multiplexed data from the tele­
phones on each deck are used to modulate the RF carrier, with the frequency of this carrier 
assigned for telephone communication only. The telephone RF carrier is demodulated on eoach 
deck to form the time division multiplexed pulse amplitude modulated waveform, that is received 
by-ooch of the telephones on that particular deck. Thus, each deck has a PAM data line that is 
used !o drive a modulator (the Write PAM line) and each deck has a PAM data line that is the 
output of the deck demodulator (the Rood PAM). The Write PAM contains only the data entered 
by the telephones on that deck while the Read PAM contains the summed data, or rather tie data 
written by all the telephones on all the decks. The delays resulting from the dock-to-deck trats­
mission of the data ore overcome by the technique of also transmitting a clock from deck-to-deck. 
This causes s3mewhat of an internal timing problem since there are tvo clock signals, Write and 
Pod, for each telephone. However, this problem is not of the samen magnituda as the ones -
encountered in using a single clock signal to perform both the writing and the reading functioc. 
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Each telephone can cormrunlcate with any other tolephione via th 
RF link. This olinulnatas the need for a switchboard since oil of the talepho ,s ct€,mo s to 
the timo division nshltlpleAvd data stream. Th5 only centralixed sigrl need&d by rhe , , = 
Is the clock. No.other cenhralized processor, such as a swltchboord, Is reoesary. 
To multiplex all the telephone outputs Into one data strom, zc pllng technlq et 
hod to be employed. A sample rate of at least 8000 samplos-per-socond is necd-d to occurtely 
recover the audio data within Ihe bandwidth of the telephone system. Due to 'the netute of the 
audio (primarily voice information), a bandwidth of 250 to 2000 Hz should be sufficient to poss 
the data, A multipola maximally flat or Butterworth filter that limits the high end of the bo.nd­
width at 2000 Hz is required before sampling and the writing of the data on the Write PAM lie, 
and a multipole Butterworth filter is necessary for interpolation of the sampled data from the 
Read PAM line. The cut-off frequency of the interpolation filter should be about 3200 Hz for 
ideal recovery of the audio, if both the presampling filter and the interpolation filter ore third 
order and the audio data also contains a pole at roughly 2000 Hz. 
The PAM data streams also contain digital information as well as sampled audio. 
The digital information, besides the ring command and in-use-pulses, ore basically confined to 
just two channels of the data stream. The data stream has a frame rate equal to the sample rote 
of 8421 Hz. Each frame contains 76 Hma slots with a width of 1.5625 microseconds. To arrive 
at the concept of a channel, two time slots are grouped together. Thus each frame has 38 
channels or 38 time slot pairs. As part of the implementation study it was found the 75 telephones 
on thp Space Base and 24 ground link telephones could be serviced adequately with 36 two-way 
channels. The other two channels are for conveying dialing information to all telophones and 
for priority calls. The dialing channel is used to transmit the telephone numbers and the tire 
slots assigned for this particular call from the telephone initiating the call to all the other tele­
phones. The telephone or telephones being called will recognize its own Identification nutnb.r 
and thus use the assigned time slot to write the audio samples in end the time slats assigned to the 
other telephone or telephones will be sampled from the Road PAM line for recovery of iha audio. 
The priodity channel can be activated by a priority device that can be installed in coch tslopha'-
The telephone initiating the priority call inserts the telephone number of the tolephone bclu 
calle.d In the priority time slot,par instead-of in the dialing time slot pair as other ccls era Md. 
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The telephone being called recognizes its identlfication number in the priority chotnel and 
interrupt* the present call, if the called telephone Is engaged in a convation at the 0tme; If 
not in use the called telephone rings. The time slots used far the priority call are the priority 
time lot pairs. 
The telephone initiating the call, after dialing is completed, must first make "ure 
no other telephone is using the dialing time slot pair. After finding the dialing time slot free, 
the telephone must then find enough of the 72 possible time slots to completely fcilitoo the 
coil lust dialed before any information can be written in the fialing tlime slot pair. The telephone 
being called will recognize its own identification number and thus use the proper time slot that 
was found by the caling telephone, and-assigned as the talk time slot of the called telephoto. 
The other assigned time slots involved in this call are docommutated by the called telephone as 
listen time slots. 
10.6 	 EXPERIMENTAL PEPFORMANCE OF DESIGN 
No direct experiments were performed on the design concepts. However, this 
field of aerospace communications is not new to the designers, and past knowledge obtained 
empirically and through analysis was used in reaching the concertual design. 
10.7 	 TRADE-OFFS 
The trades performed in this study were: 
a. Hardware Implementation 
b. Remote Electronics/Central Electronics Interconnection 
c. Implementation of Additional Telephone Functions 
10.7.1 	 Hardware Implementation 
A major trade-off was one complete toleph-one versus Ihe remote telephone and 
control telephone, or a single telephone contained in one box versus a two box approach with 
the second box facilitating more than one telephone. The most important factor was the position-
Ing of the complete telephones. Posiioning is crilical and location of tlie telephones on coch 
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deck would pbably be limited to po,'tions clsc to the Cos volA1eck Level interfaao 
unit. By increasing the comiploitly tomawhot and using the r onte Iolehwo-contri telephon 
approach, she telephone position desired on any dock1 can be serviced with no dograAtian to 
the communicotion system. 
10.7.2 Remote/Central Electronics Interconnection 
The second trade was boteen the increased complexity of the r moto telephone 
and control telephone versus the number of wirs necessary to connect the two groups of alec­
tronics. Conveying the dialing information was the problem. If the dialer wore to be connected 
directly to the central telephone, ton additional wires per telephone had to be added to cor­
plate the interface. However, by encoding tno dialer information in the remote telephone and 
decoding the information in the control telephone the interface would only need one line. This 
line could also be the audio talk line so in effect no additional wires had to be added. The 
trade-off would then be the additional comploxty of encoding and decoding the dialing data 
versus the additional wiring. The complexity isnot that much extra, but on a deck with ton 
telephones the extra wire of a direct dialer to a central telephone scheme would result in 3700 
feet of wire. Thus, the trade was made in favor of the added complexity but less wire. 
10.7.3 Implementation of Additional Tclonhono Functions 
The third trade-off involved rhe extra features or frills of the telephone system. 
Ineach case the tradeoff was between having the extra feature and its extra electronics versus a 
less complex system. In all the cases the decision was to make the telephone system as simple as 
possible and still maintain enough flexibility to adequately service the communication needs of 
the Space Base. The features omitted wore the capability of increasing-the conference call by 
any telephone involved In the call, the capability of a priority call joining in on a conference 
call, the conference call limited to a maxinmn of five tolephonei to one conference call, 1I 
march within a pressigned group ora not-in-use telephone should the number that was dialed 
be busy, the emergency override of the present conversation, and the off switch should an 
Gmmgcncy condition be present. In 1he coifercnce call all partles must bo dialed by the party 
Initialing the call. The priority call cannot join any call but only Interrupt calls. Since those 
Is only orn priority chonnl, only one priority coil can ber'.ade ot any ere tiM, Thu- Ifte tim 
of a priorlly call should be limited so the piority corabillty Is not tied up for a len~thiy 
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cofveotion. Tha search within a poossinerd grfwp ofnu.vbms for a n lr-v telephwo, is 
a lxuty that con be replaced with a list of telephone nibert and mnorhe try at dialing, Tho 
omesrigncy-oveiride of the lcIceptant system would bo a fec-uro that could help in an q. riy 
situation. Hoever, other methods of emergony Hnications ore superior to the fire oi ili 
tolcphona override to attract attention. The Intorcom syttem providei one mcans of tiositting 
mno-gancy audio instructions effectively. If other ways of broadcasting udio are necessry, 
then another emergency system is reded. The handset of a telephone does not work well cn a 
lodspeakor. Airt ideal listening level when placed ",xt to the oar is hardly audible a fw fet 
away. 
10.8 	 SUMMARY 
The 75 telephone system conceptual design was concluded and only three major 
problems needed to be resolved in the area of the telephone. The problem of interchannol 
interference was resolved by eliminating the majority of the timing uncertainty by physically 
positioning the countdown and sampling circuitry closer to the main bus interface. This was 
accomplished by way of iha remote telephone/central telephone configuration. Also the sarrpling 
time con be controlled so sampling of the time slot ovorlap is minimum. The lack of flexibility 
war overcome by using a non-preassigned time slot numbering scheme. The time slots used for 
a call must be found by the initiating telephone directly following the dialing of the call. Both 
the talk time slot and the liston time slot for each telephone are assigned at that time. The third 
problem, the problem of critical telephone posilionirng, was also solved by the remote telephone/ 
control !elephone implementation. As a result, the telephone can be arranged throughout the 
deck in any configuration with no degradation to the communication system. 
10.9 	 SCHEMATICS AND DIRAWINGS DEVELOPED 
The drawings relating to the Control Telophono implementotion appear in section 
4.3.2, volume I, of this report. 
10.10 	 DEVELOPMENT SPECIFICATIONS 
The following development specifications are provided as a part of this acfieni 
1. SMDS Control Telephone Electronics Mdufle 
2. SMDS Rrmote Telephone ElecIronies Subunit 
3, SMOS Teleohone Number Plug Subunit 
4. SMDS Tol.,rkone Interface 'pecificatlon 
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SMDS CENTRAL TELEPHONE ELECTRONICS
 
MODULE
 
DEVELOPMENT SPECiFICATION 
1.0 Scope
 
Thin specification describes the developmant dcsiqn
 
!W5 =ajor Im0ula
goals and ma3or performanc specifications of a 

buildtng block identlfied as the Central Telephone Electronics.
 
2.0 APPLICABLZ DOCUME2TS
 
a. The guidelines, trase-offz, and functional descrip­
tion included as part of the Sv.Ds Final lteport
 
shall be considered as part of this module
 
specification.
 
SKDS Remote Telephone Subunit Specification
b. 

SIM1S Telephone Number Plug Subunit Specification
c. 

514DS Telephone Interface Specifications
d. 

ELECTRICAL PERFORMANCE REQUIRE2IENTS3.0 

3.1 General Requirements
 
The Central Telephone Electronics processes dhe information
 
of up to five remote telephones and multiplexes the information into
 
a single output (the Write PAl) that drives the deck telephone
 
modulator. The Central Telephone Electronics also accepts an out­
put from the deck telephone demodllator (the Read PAUK) and the pulse
 
amplitude modulated data is decommutated and supplied to five re­
mote telephones. Each remote telephone has four wire interface 4ztt
 
the central telephone. Two lines are for supplying power and
 
ground to the remote telephone and two lines are talk and listen
 
interfaces with the remote telephone. The Base Level/Deck Interface
 
unit (the telephone modulator/demodulator) will have a four twisted­
shielded pair interface with the central telephone. Two are the
 
Write PAM and the Read PAM and two are the Write Clock and the Read
 
Clock. The central telephone also accepts up to five number plugs
 
that identifies the telephone number of each of the five remote
 
telephones.
 
3.2 Power Requirements
 
The Central Telephone Electronics shall not exceed more
 
than 20 watts of power dissipation per telephone circuit from the
 
following voltage supplied: +15 volts ±5%, -15 volts ±5%, +5 volts
 
±5%, and -5 volts ±5%. The total poer consumed on all four linen
 
ed per nupply line).
ohall not exceed 20 watts (20 watts is not allo 

Tnis power does not include the 2 watts supplied to each rc5,to
 
telephone that is powared by the central telephono.
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3.. iupiote Inj'uLS.3 Teleuhone 
The five remote telepliOnt. inputs Shall each nave -,n-tj 
.nput impedance of 600 ohums. The source impedance of Oach Nlanaj 
be lest than 30 ohms. The central telephone shall iecolnizo 0"eQ ',r­
ent bias levels on the talk inputs. Bids qreater than 1.50 voltt sill 
indicate an off-the-hook condition a bias less than -1.50 volts shall 
indicate a priority call co: Jition; and a bias of 0.0 *0.5 -clz,;shall 
Indicate an on-the-hook condition. Because of the oth;r niqnall con-
Juted on the talk line, the bias thresholds shall he *l.0 *.,25 '),t2 
and -1.00 40.25 volts. Thus, any bias above 1.25 volts shall Indicato 
an off-the-hook conditionj any bias belw -1.25 volts shall tndtcato i 
prio.lty call condition; any bais from +0.75 to -0.75 volts shall in­
dicate an on-the-hook condition. The central teephone shall nl "
 
receive dialing information in the form of a Manchester code. T1, Nt 
rate shall be 500 + 100 bits-per-second and the peak-tc-pea. aplltido 
shall be 2.0 4 0.5-volts. The data shall consist of four bit wnrHp Ir 
the 1-2-4-8 binary code of each decimal number dialed, with the -olt 
stonificant bit first. The audio data shall be orocessed fror tho
 
Ilk '.put. The audio shall have a minimum bandwidth of 250 to 2000 nz. 
Signals above 2000 Hz shall be eliminated by a maximally flat 3-Dole 
presarpling filter. The sampling of the audio rate shall be at loast
 
8000 samples-per-cecond (8421 samples-per-second is a convenient rite.
 
since the clock rate n 2.56 MXz and there are at least 38 chatnir 6F 
communtcation). The samples shall be transposed into a current garl1 
such that the amplitude of the current sample is eaual to tho 'ro-'uct 
of the analog Inrut voltage amplitude and a transconductance Factor
 
of 2.0 -tlliamperes +10% per volt of input signal.
 
3.3.2 Read and PAM Line Input
 
The Read PAM line input shall be decommutated for both 
analog amplitude audio samples and digital information. The read 
PAM data shall contain at least 76 time slots to a frame, and the 
frame rate is equal to the audio sample rate. The telephone shall
 
sanple the correct time slot or slots and convert the audio sardles
 
into a contLnous audio signal with a gain of 2.0 volts +10t, per­
volt 3f input signal. The input impedance shall be greEter than -he
 
100 kilohms differential and 1.0 megohms common mode. The differentiil
 
signal range shall be +1.0 to -1.0 volts and the comnon mode sional 
range shall be +2.0 to -2.0 volts. The digital information containe 
in the data stream could be"in-use" pulses, dialing tnformation nrlorwtt
 
information, or the ring command.
 
3.3.3 |Write Clock Input 
The Write Clock input from the telephone writ derodulator
 
dhall be differential signal with an amplitude of 0.5 to 1.5 volti 
peak-to-peak. The frequency of the clock is 2.56 MHIz. The qVnchron-

ZAtIon space, the absence of the two clock cycles, shall ocvur owrv 
19,456 clock cycles. The input impedance shall be greater thnn 10,00f 
ohma differential and '10,000 ohms common mode. The co e-n id volrA. t 
t,6--I F1 145f 
P4h411 be frraa1.5to 41.5 ot-mvf
 
. i12rd Cloce nut 
!he Pend Clock input from thin tofoit dea rt',r f'ct
 
A I ot1: l tfphrnt nWsqrT with 4n Tt't'hof 0.5 ,
 
The freq'uency of the coect I 2.6 !2z. 
 'tr vni-crtn 
J. tl(fl Space the absence of to -clock cycl , atIon-lly0 'nrh 
I.4.t!rck vclon. Trhe Input 1mrodance nftal t it. .t rj,. 
ovt di fferential and 10,000 ohut etha taode. The Ca'tnn tnda vv-t" If
rAnocehall he -1.5 h1.5
to volts.
 
The 12 programm'able number plu- inputs for each rwnmr 
plug. provido the binary code for the 
three decinal f'.orf't tr:nt 
cotriqt the telephone Centrl elchononwnber. The 7 Iloc'ronx'lunuvrrvsplug slots. Each nupmbr plu rlot inail
.lus al i2npouts either or oltitrbt,hntO an that areess connected10 ohns. to -5 -ar,m edance of than Cshel
lot shall have four input dditionally, rach t:.:b
that connect the power linr 
tan e of the pioaers per volt. be shall n50M
The diqapes
additunel conto ns are reuired tosinna hle power ayit 1i n 
nyctig to the central telephone circuit tbrouh the nd ther dAu- t 
3.4 Output Recuirements
 
2.0 tiollar telepoe rult, ae10% ewhenthat ignal 1>3.4.1 Write PAM Output udi a Ont. 

The Write PAM output shall supply a differential current
 
into a 128 ohm twisted-shielded wire apri that shall be terinated
 
ah both ends with 128 ohms. The cor-mon mode load impnedance shall be
less than 100 ohms. The audio input appearing on the talk input

shall be converted to a current with a transconductance factor of
 
2.0 milliamperes per volt, t10t, when the audio niqnal 
 it sa.pled.
When the audio is not sampled, the transconductance shall be lessthan '0.2 microamperes per volt. The digital samples shall have an
amplitude of +3.0 !0.6 milliamperes for a digital 'one" and -3.0 
10.6 milliamperes for a digital Noero, The "zero" samrple time 
vcrying current shall be loss than 0.2 miicroamperes and the direct­
current offset current shall be less than 200 m:teroes.9orei. Weo
 
output admittance shall be less than 5.0 microamperes per volt.
 
The ring command shall be a series of four altacnatitqbits, ono-zero-one-Sero.
 
The "in usew pulso shall be nn altornatinq o~ne-zero signal.
 
The write PAN outpat shall be vvnchronirod ith tho tkritt 
Clock with no time slot Ini the Writo PAN du'tn %otrci,dohxyed or 
advanced more th4A 100 naosecondn.t
 
3.4.2 Talk Outputs
 
I The output of each of the five telephone circuits, within
 
the Central Telephone Electronics, shall drive a remote telephone
 
load impedance of 600 ohms. The output impedance shall be less than
 
30 ohms. The voltage gain from the Read PAM line to the talk output
 
shall be 2.0 +10%.
 
The audio samples of the audio signal between 230 and
 
2000 Hz shall be reconstructed into an audio signal with a gain
 
variation of less than 1.0 dB over the frequency range. The inter­
modulation product of the 8421 Hz sampling frequency and the audio
 
frequency shall be at least 26 dB below the reconstructed audio level.
 
The ring tone shall have an amplitude of 2.0 +0.5 volts
 
peak-to-peak. The ring frequency shall be 1052.6 Hz scy;chronized
 
with the incoming Read Clock. The ring tone shall last 2.0 +0.25
 
seconds followed by a no-tone period of 6.0 +0.75 seconds before it
 
is repeated. The waveform may either be sinusoidal or a square wave.
 
The audio clear tone shall have a peak-to-peak amplitude
 
of 2.0 +0.5 volts. The frequency of the audio clear tone shall be
 
16,842 Hz synchronized with' the Read Clock input. Tne waveform may
 
be either square wave or sinusoidal. The audio clear tone shall
 
last between 5 to 10 milliseconds.
 
A busy signal shall be an interrupted tone of 500 ±100 Hz,
 
1.0 +0.25 volts peak-to-peak. The interruption shall be 4 to 7
 
times-per-second with the interruption time being equal to the un­
interrupted time +25%.
 
A priority signal shall be an interrupted tone of 1500
 
+300 Hz. The amplitude shall be 1.0 +0.25 volts peak-to-peak with
 
The same interruption characteristics as the busy signal.
 
The dial tone shall have a frequency of 500 +100 Hz.
 
The amplitude shall be 1.0 +0.25 volts peak-to-peak.
 
3.5 Operational Requirements
 
3.5.1 Data Stream
 
The PAM data stream contains 38 time slot pairs or channels. 
Four time slots are the dialing time slot pair and the priority time 
slot pair. The other 72 time slots are for 36 two-way communication 
channels used for the telephone calls. The repetition rate for this 
72 time slot frame is equal to the sample rate of 8421 Hz. Every
64 frames or every 7.60 milliseconds, a clock reset occurs. The 
first frame of the major frame, the first frame following the clock 
reset shall be used for time slot usage indication. An "in-use' 
pulse shall be placed in every time slot that is being used, including 
the priority time slots and the dialing time slots, during the first 
frame of every md3or frame. The telephone that initiated the call 
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shall produce the "in use" pulses for all the telephones involved in
 
the 	call.
 
3.5.2 Call Initiation
 
The initiating of a call starts with the bias on the talk 
line changing from 0 to +2 volts or -2 volts. A -2 volts bais indi­
cates a Driority call, and a +2 volt bias indicates a normal call. 
With the change in bias on the talk line, a dial tone is produced 
on the listen line until the bias returns to "zero" or the first 
bit of dial data as received on the talk line. The dialing data 
shall ne the binary coded decimal numbers that identafy the type 
of call being placed, followed by the telephone number or numbers 
wanted in the call. 
The type of callwill indicate the number of other tele­
phones wanted in the call. The conference call capacity shall be 
five total phones. Thus, the maximum number that can appear in the 
"tvoe-of-call" information is four.
 
when the dialing is completed, the Read PAM line shall
 
be -enitored for "in-use' pulses in the dialing time slot pair.

if 'ir-use' pdlses appear, a busy signal shall be prodaced on the
 
listen line. If no "in-use" pulses appear in the dialing time slots,
 
tnen st the beginning of the next major frame, the telephone shall drive
 
the Wqrite PAM line with "in-use" pulses in the dialing time slots
 
followed by the 12 binary bits contained in the number plug. The 
Read PAM line shall receive the number and compare it to the number 
in the number plug. If there is no comparison, a busy signal shall 
be produced on the listen line. If the numbers compare, the Read
 
PkI line is monitored through the next major frame for vacant time
 
slots. If there are not enough vacant time slots to process the call,
 
a busy signal shall be produced on the listen line. If enough vacant
 
time slots are found, then following the next series of "in-use' ulses,
 
the following information shall be placed on the Write PAM line in
 
the dialing time slots and in the following order.,
 
a. 	The type of call being made.
 
b. 	The time slot assigned to the telephone initiating
 
the call, as its talk time slot.
 
C. 	The telephone number of the telephone dialed followed
 
by the time slot assigned as that telephone's talk
 
time slot. If more than one telephone number is dialed,
 
then the telephone number and its assigned talk time
 
slot shall be placed on the Write PAM line in the
 
dialing time slots, in the order in which the telephone
 
numbers were dialed.
 
Following the dialing information transfer, the ring com­
mand shall be placed in the talk time slot of called telephone at the 
beginning of the major frame. If the call is a conference call, then 
the talk time slot of the first telephone daaled shall be activated 
v th a ring command. The other telephones shall be sent a ring command 
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onv after tee bias changes on the talk input to 0 volt and then 
pack to +2 volts. 
The telephone shall receive a ring tone on the Read PN,
 
line after a ring command is sent or a busy signal shall be produced
 
on the listen line. 
The talk input shall be sampled directly after ring com­
mand is oroduced on the Write PAM lxne; and these audio samnles shall
 
appear on the Write PAM output in the assigned talk time slot. Tne
 
assigned listen time slots shall be sampled on the Read PAM input at
 
this tame, and these audio samples shall be reconstructed into an
 
audio signal with a voltage gain of 2.
 
iNhen the bias of the talk input returns to 0 volt for
 
more than 2 seconds, the talk input shall no longer be sampled and
 
shall be placed on the Write PAV4 output. Also, the listen time slots
 
shall no longer be sampled at this time.
 
When the bias changes to 0 volt for more than 2 seconds, 
the "in use" pulses in the assigned time slots stop and the telephone 
is then ready to make another call or accept a call. 
3.5.3 Priority initiation 
The initiation of a priority call shall be made w)hen tne 
bias an the talk line changes to -2 volts. The change in bias on
 
the talk input line shall produce a dial tone on the listen output
 
line until the first bit of dial data is received on the talk line,
 
or the bias of the talk line changes. The dial data received on the
 
talk input shall be a telephone number, three decimal numbers coded
 
into 12 binary bits. After all'three numbers are received, the Read
 
PA4 Jne shall be observed for "in use" pulses in the priority time
 
slots. If "in use" pulses occur, a busy signal shall appear on the
 
listen output. If no "in use" pulses occur, then at th beginning
 
of the next major frame, "in use" pulses shall be produced on the
 
Write PAM line in the priority time slots, followed by the number
 
contained in the number plug. If the number transmitted is not
 
received on the read PAM line, then a busy signal shall be produced on
 
the "listen" output. This indicates a coincidental initiation of
 
priority calls. If the same number is received on the Read PAM
 
line then after the next series of "in use" pulses, the telephone
 
number of the phone dialed shall be produced on the Write PkM line in
 
the priority time slots.
 
After the next series of "in use" pulses, the audio from
 
the talk input shall be sampled and placed on the Write PA14 line in
 
the first slot of the priority pair. In the same manner, tne Read
 
P;OM shall be sampled in the second slot of the priority time slot
 
pair, and the audio samples shall be reconstructed into an audio
 
signal and placed on the listen output line.
 
if the bias on the talk input changes from -2 volts for
 
more than 2 seconds, then the talk input shall not be sampled.
 
r,
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Vv 'In-use" pulses shall not be generated and the telephone shall
-,-' made ready to receive or to initiate another call. 
3.5.4 Call Peception (Nonpriority)
 
qeception of a call can only be made with a 0-volt biast'he talk input (except for priority call reception) . The dialing
.hta :n 
the cialing time slots, shall be monitored on the Read PAN

.';*ut line after the third consecutive set of "in-use' 
 pulses in the
%. tire slots. If any of the telephone numbers compare to the

n'raet contained in the number plug, the time slot that was 
received
;,ec-ly after the number shall be used as 
the talk time slot. The
other time slots shall be used as the listen time slots.
 
Directly following the beginning of the next ma3or frame,
after the talk and listen time slots have been recognized by all the
telepnones involved in the call, the Read PAM shall be monitored for
a ring command in the time slot assigned as its own talk time slot.
Mfter reception of the ring command, the talk Input shall be sampled

.I- placed on the Write PAM output in the time slot assigned as the
ta!k tine slot, and the Read PPI input shall be sampled durins thetire slots assigned as the listen slots and placed on the listen out­
:'ut as interpolated audio.! 
When the ring command is.received on the Pead PAN input,
 
a 
rtng tone shall be placed on the listen output. The ring tone

shall be repeated until the bias on the talk input changes from 0
 to +2 volts or, until the "in-use" pulses in the talk time slot stop.
 
The talk input signal shall continue to be samples and
the samoles placed on the Write P11 output until either the bias 
on
the talk input returns to 0 volt for 2 seconds or the "in-use" pulses
In the talk time slot stop. Also the listen time slots shall be
sxroled on the Read PAM input until either the bias on the talk in­put chances 
to 0 volt for 2 seconds or the "in-use" pulses in the

talk tine slot stop.
 
3.5.5 Call Reception (Priority)
 
Receotion of a priority call shall be made with the talkinput bias in either the 0 or +2 volt condition. On the secondconsecutive set of "in-use" pulses in the priority time slots, the
Pead PAN Input is monitored. If the number contained in the priority
tire slots ccmoares to the number contained in the number plug and
the bias on tne 
talk input is +2 volts, a priority signal shall be
produced on the listen output until the bias on the talk input changes
to 0 Volt. 
 When the bias goes to 0 volt, the talk time slot and the
listen time slots shall no longer be sampled. When the bias returns
to +2 volts, the talk input shall be sampled and placed on the Write
PAM outnut in the second priority time slot, and the Read PAM shall bear-led during the first priority time slot. If the bias on the talkinput is 0 volt when the number plug number is received in the prioritytire slot, a ring tone shall be produced on the listen output untilthe bias on the talk input changes to 2 volts or the "an-use" pulses
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in the second priority time slot stop. Like other calls, if the
 
bias on the talk line returns to 0 volt for 2 seconds or the "in use"
 
pulses stop in the second priority time slot, the talk input and Read
 
PAN input shall no longer be sampled, and the telephone shall be
 
made ready to accept another call or initiate a call.
 
91PA-e 
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SMDS REMOTE TELEPHONE ELECTRONICS
 
SUBUNIT
 
DEVELOPMENT SPECIFICATION
 
PAGE 1of 7 RFV 
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1.0 SCOPE
 
This specification describes the development design
 
goals and major performance specifications of a SMDS subunit build­
ing block identified as the Remote Telephone Electronics.
 
2.0 APPLICABLE DOCUMENTS
 
a. 	The guidelines, trade=offs, and functional descriptions
 
included as part of the SMDS Final Report shall be
 
considered as part of this subunit specification.
 
b. 	SMDS Central Telephone Electronics Module Specification.
 
c. 	SMDS Telephone Number Plug Specification.
 
d. 	SMDS Telephone Interface Specification.
 
3.0 ELECTRICAL PERFORMANCE REQUIREMENTS
 
3.1 General Requirements
 
The Remote Telephone Electronics shall interface with the
 
normal telephone support equipment, such as the dialer, handset, ear­
phone, mouthpiece, bell, hook-position switch, and the priority key
 
switch in the Space Base Telephone System. The remote telephone is
 
connected to the central telephone electronics by a four-wire cab;e'
 
two wires for power and ground and two wires for the talk and listen
 
connections. The talk line conducts amplified mouthpiece audio to
 
the central telephone in a high-level fashion. The priority-key
 
switch and hook-position switch information are sent to the central
 
telephone by me ans of different voltage biases applied to the talk
 
line. The dialer information is relayed on the talk line to the
 
central telephcr, an the form of a digital code generated by the
 
remote telephone. The listen line receives audio from the central
 
telephone, as well as the ring tone and the audio clear tone that
 
clears the talk path.
 
3.2 Power Reauarements
 
The remote telephone electronics power dissipation shall
 
not exceed 2 watts. The remote telephone electronics power shall be
 
supplied from the central telephone. The input voltage shall be
 
+15 ±0.8 volts.
 
3.3 Input Requirements
 
3.3.1 Inputs From Support Equipment
 
The remote telephone wall receive the fbllowing inputs from
 
the telephone support equipment.
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3.3.1.1 Priority Rey Switch
 
Three lines are needed to interface with the priority key
 
switch. A contact impedance of less than 100 ohms between the bias
 
line and the switched line shall cause a priority condition, and a
 
contact closure impedance of less than 100 ohms between the common
 
line and the switched line shall keep the priority call inactive.
 
3.3.1.2 Hook Position
 
Three lines are required to connect the hook position switch.
 
A contact impedance of 100 ohms or less between the bias line and
 
switched line shall be the off-the-hook state, and a contact impedance
 
of 100 ohms or less from the common line to the switched line shall
 
be the on-the-hook position.
 
3.3.1.3 Dialer
 
Twelve lines are required from the pushbutton dialer. Two
 
lines are bias and common; the other ten lines correspond to the
 
ten number pushbuttons. A number shall be encoded by the remote tele­
phone when the contact corresponding line is changed from the common
 
line to the bias line through an impedance of less than 100 ohms. 
The normal state for no numbers to be encoded shall be with the number 
lines to be switched to the common line through an impedance of less 
than 100 ohms.
 
3.3.1.4 Mouthpiece
 
The handset mouthpiece connection shall be made with two
 
lines; one line shall be common and the other line shall carry the
 
audio signal. The input impedance shall be greater than 10 kilohms
 
and the input signal range shall be from 5 to 100 millivolts. The
 
source impedance shall not exceed 600 ohms.
 
3.3.2 Listen Input Line
 
The remote telephone shall receive the listen input lane 
from the central telephone unit. The listen line shall have a source 
impedance of less than 30 ohms. The range of the audio shall be 
from 50 millivolts to 1.0 volt. The nominal input impedance shall 
be 600 ohms. The ring-tone frequency shall be 1052.6 Hz with an 
amplitude of 2 ±0.5 volts peak-to-peak. The audio-clear tone shall 
have a frequency of 16,842 Hz with an amplitude of 2 ±0.5 volts and 
a burst width of 5 to 10 milliseconds. 
Output Requirements
 
3.4.1 Outputs to Support Equipment
 
The remote telephone shall produce the following outputs
 
to the support equipment.
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3.4 
3.4.1.1 Earphone
 
The handset earphone shall present a load impedance of
 
600 ohms between the two lines to be driven with the amplified listen
 
audio signal. The amplification shall be 20 ±1 dB. The bandwidth
 
shall be limited on the lower end by a -3 dB frequency of 200 ±50 Hz
 
and on the upper end by a -3 dB frequency of 2700 ±700 Hz. The
 
harmonic distortion at 1000 Hz shall be less than 1 percent. The
 
output impedance shall be less than 15 ohms.
 
3.4.1.2 Bell
 
The bell load shall be 150 ohms and shall require a voltage

of 15 ±1 volts on the power line. The control line shall switch
 
the 150 ohm load to 0 ±0.5 volts when the ring tone is received on
 
the listen line. With no ring tone, the control line shall have an off
 
impedance of at least I megohm.
 
3.4.1.3 Headset Plug
 
The remote telephone interface with the headset plug shall
 
require six wires. The audio pickup and its return shall be similar
 
to the handset mouthpiece characteristics; the earphone and its return
 
shall be sjmilar to the handset earphone. The other two wires shall
 
provide a current path when the plug as plugged in with an impedance
 
of less than 1 ohm. These two control wires shall provide the neces­
sary signals to route the audio paths onto the headset instead of the
 
handset when the plug is plugged in.
 
3.4.2 Talk Output
 
The remote telephone shall produce a talk output to the
 
central telephone unit. The output impedance of this line shall be
 
less than 30 ohms and shall be capable of driving a nominal load
 
impedance of 600 ohms. The audio gain from the handset or headset
 
pickup shall be 26 ±1 dB. The bandwidth shall be limated by a lower
 
end -3 dB frequency of 200 ±50 Hz and by an upper end -3 dE frequency
 
of 2700 ±700 Hz. The harmonic distortion of 1000 Hz shall be less
 
than 1 percent. The talk output shall also produce biases of 2 ±0.5
 
volts when the hook position switch line is an the off-the-hook state
 
or the headset plug is engaged. A bias of -2 ±0.5 volts shall occur
 
on the talk line when the priority key line is in the priority call
 
state and either the hook position input line is in the off-the-hook
 
state or the headset plug as engaged. A bias of 0 ±0.5 volt shall
 
occur when the hook position input line is in one on-the-hook position
 
and the headset plug is disengaged. The dialer numbers shall also
 
be encoded and placed on the talk line in the form of a 1-2-4-8
 
binary Manchester code, at a rate of 500 ±100 bits-per-second, with
 
an amplitude of 2 ±0.5 volts peak-to-peak. Each number line input
 
placed in the command position shall produce this 4-bit word, most
 
significant bit first.
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3.5 Operational Requirements
 
3.S.1 Call Reception
 
Reception of a call shall be made only when the hook-nos­
ition switch input is in the on-the-hook position and the headset 
plug disengaged. With the hook position switch in the on-the-hook 
position and a dial tone is received, the bell control line shall 
be switched to the 0-volt state until either the hook position chances 
(or the headset plug is engaged) or the dial tone ends. When the
 
bell control line is switched to the 0-volt state, the rinq tone shall
 
be placed on the talk line output with an amplitude of 0.5 ± 0.25
 
volts peak-to-peak and a frequency equal to the frequency of the rina
 
tone received on the listen line. When the hook position input chanc­
es to the off-the-hook condition, or the headset is engaged after
 
having received a ring tone, the following shall occur:
 
a. The bell control line is placed in the off state.
 
b. The path that connected the ring tone to the talk
 
-	 output line, with a typical attenuation of 12 dB below 
the level received on the listen input, shall be 
attenuated by at least 60 dB below the level receaved 
on the listen line. 
C. 	The audio channel between the listen input and earphone
 
output shall be connected with a gain of 20 dB.
 
d. 	The audio channel between the mouthpiece pickup and
 
the listen output shall be connected with a gain of
 
26 dB.
 
e. 	The bias on the talk output goes to +2.0 volts.
 
When the hook position input is returned to the on-the­
hook state or when the headset plug is disenqaged both audio oaths
 
shall be closed or disconnected so the cain is at least 40 dB belo';
 
the normal gains, 26 dB for the talk channel and 20 dB for the
 
listen channel. The bias on the talk output shall return to 0 volts.
 
The dialer inputs shall remain inhibited (no code is produced on the
 
talk output when the input is in the command state) while the hook
 
position input is on and the headset is disengaged. When the ring
 
tone is received and then either the hook position inout changes to
 
the 	off-the-hook position or the headset plug is engaged, the dialer
 
inputs shall remain inhibited.
 
3.5.2 Call Initiation
 
The initiation of a call is split into two parts; the
 
priority call and the normal call.
 
3.5.2.1 Normal Operation
 
For normal operation, the priority key switch input shall
 
not be in the prior3ty call position. When the hook oosition input

changes from the on-the-hook to off-the-hook position, or the head­
set plug is engaged but no ring tone received (the hook position inout
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was 	placed in the "on" position) the following shall occur:
 
a. 	The gain from the listen input to the earphone
 
output shall change from a maximum of -20 to
 
+20 dB.
 
b. 	The bias on the talk output shall change from 0
 
to F2.0 volts.
 
c. 	Tne dialer pushbuttons-can then enter the dialing
 
information and the Manchester code, encoding the
 
numbers pushed, appears on the talk output.
 
When the same condition exist as above and an audio clear
 
tone is received on the listen input, the following shall occur:
 
a. 	The gain from the mouthpiece pickup shall go from
 
a maximum of -14 to +26 dB.
 
b. 	The dialer pushbutton inputs shall be inhibited so
 
no code is produced when an input is placed in the
 
command state. When the hook position input returns
 
to the on-the-hook position and the headset plug is
 
disengaged, the audio channels shall be disconnected,
 
and the bias on the talk outpat shall return to
0 volt.
 
3.5.2.2 Priority Operation
 
A priority call shall be initiated when the priority key

switch input is in the priority call position. When the hook
 
position input changes from the on-the-hook to off-the-hook posit­
ion or the headset plug is engaged and the priority switch input
 
is in the priority call position, the following shall occur:
 
a. 	The bias on the talk output shall change from 0 to
 
-20 volts.
 
z. 	The gain from the listen input to the earphone out­
put shall change from a maximum of -20 to +20 dB.
 
C. 	The inhibit on the dialer pushbutton inputs shall be
 
removed so the dialer inputs can be encoded into a
 
Manchester code and applied to the talk output.
 
When the same condition appears as mentioned above, and
 
an audio clear tone is received on the listen input, the following
 
snall occur­
a. 	Tne gain from the mouth piece pickup shall go from
 
a maximum of -14 to +26 dB.
 
b. 	The dialer inputs shall be inhibited so no code is
 
produced on the talk output when an input is placed
 
in the command state.
 
When the hook position input returns to the on-the-hook
 
position and the headset is disengaged, the audio channels are
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disconnected, and the bias on the talk line shall return from -2
 
to 0.0 volts.
 
3.5.3 Headset Override
 
The headset shall override the handset when its plug
 
is engaged. The mouthpiece pickup and earphone in the handset
 
shall be disconnected when the headset is engaged.
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SUBUNIT
 
DEVELOPMENT SPECIFICATION
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1.0 SCOPE
 
This specification describes the development deslgn
 
goals and major performance specifications of a SMDS subunit
 
building block identified as the Telephone Number Plug.
 
2.0 APPLICABLE DOCUMENTS
 
a. 	The guidelines,,trade-offs, and functional
 
descriptions included as part of the SMDS
 
final report shall be considered as part of this
 
subunit specification.
 
b. 	SMDS Central Telephone Electronics Module Speci­
fications,
 
c. 	SMDS Remote Telephone Electronics Subunit Speci­
fications.
 
d. 	SMDS Telephone Interface Specification.
 
3.0 ELECTRICAL PERFOR1ANCE REQUIREMENTS 
3.1 General Requirements
 
The number plug shall connect to the central telephone
 
unit. As many as five number plugs shall interface with the
 
central telephone, but only one number plug shall connect to a
 
single telephone circuit. The number plug shall provide the
 
single circuit with a unique telephone number that is program­
mable and power through jumper wares.
 
3.2 Power Requirements
 
Power lines shall be routed through the number plug.
 
No current shall be drawn from the power lines by the number plug
 
except for insulation leakage to conuon which shall be less than 1
 
microampere per-power-line.
 
3.3 Input Requirements
 
The number plug shall accept four power lines, as
 
listed below, and the common line:
 
+15 	± 0.75 volts
 
-15 	± 0.75 volts
 
5 ± 	0.25 volts
 
- 5 	 ± 0.25 volts 
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3.4 Output Reauirenents 
3.4.1 Power Output 
The power lanes shall be 3umpered through an impedance 
of less than 0.01 ohms to form the following power outputs­
+15 t 0.75 volts at 500 mA maximum
 
-15 ± 0.75 volts at 300 mA maximum
 
+ 5 1 0.25 volts at 1.0 A maximum
 
- 5 i 0.25 volts at 1.0 A maximum
 
3.4.2 Programmable Outputs
 
The 12 programmable outputs shall be grouped into three
 
groups of four each. Each group of four shall represent a 1-2-4-8
 
binary code of a decimal number. The three decimal numbers shall
 
indicate the telephone number assigned to this plug. The pro­
gramming shall be achieved by connecting the appropriate "one"
 
bits to +5 volts through an impedance of less than 10 ohms and
 
the Itero" bits to common through an impedance of less than 10
 
ohms. The 12 programmable outputs shall be capable of conducting
 
100 milliamperes with no loss in performance.
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1.0 SCOPE 
This specification describes the electrical interface
 
requirements for the SMDS Telephone Electronics consisting of
 
the Central Telephone Electronics, Remote Telephone Electronics,
 
and the Telephone Number Plug.
 
2.0 APPLICABLE DOCUMENTS
 
a. 	The guidelines, trade-offs and functional descriptions
 
included as part of the SMDS final report shall be
 
considered as part of this interface specification.
 
b._ 	 SMDS Central Te..epfione Electronics Module Speci­
fication
 
c. 	SMDS Remote Telephone Electronics Subunit Speci­
fication
 
d. 	SMDS Telephone Number Plug Specification
 
3.0 ELECTRICAL INTERFACE REQUIPEMENTS
 
3.1 Central Telephone and Base Level/Deck Level InterfaceUnits Interface 
Tne 	Central Telephone Electronics is connected to the
 
Base Level/Deck Level unit by four twisted shielded wire pairs,

with a characteristic impedance of 128 ohms. The signal level of
 
each shall be 1 volt peak to peak maximum. Figure 4.3.2.3-1
 
(Volume I) shows the interfaces. Each line shall be terminated
 
at the Central Telephone end with a 128-ohm plug. Should more
 
than one Central Telephone be needed on a deck, each line-shall
 
be extended and the terminating plugs shall be placed at the end
 
of the lines.
 
3.1.1 Write PAM
 
The Write PAM line shall carry 640 kHz PAM data from
 
the Central Telephone.
 
3.1.2 Read PAM
 
The Read PAM line shall conduct the demodulated, 640
 
kHz PAM data to the central telephone.
 
3.1.3 Write Clock
 
The Write Clock line shall conduct the demodulated,

2.56 Pihz Write Clock to the Central Telephone. 
[0-3E 2 Rev 
10-33 
3.1.4 	 Read Clock
 
The Read Clock line shall conduct the demodulated Read
Clock to the Central Telephone. The frequency of the Read Clock
 
shall be 2.56 MHz.
 
3.2 	 Central Telephone/Remote Telephone Interface
 
The Central Telephone may be connected to as many as
five Remote Telephones. Each Remote Telephone shall be connected
 
to the Central Telephone with a four-wire cable. 
 Two wires shall

supply power and ground and two wires shall carry the audio-tone
 
data.
 
3.3 	 Remote Telephone/Telephone Support Equipment Interface
 
The Remote Telephone shall be connected to the support

equipment with.,a 30-wire cable. 
These 30 lines shall be connected
 
as follows:
 
a. 12 lines shall connect the dialer
 
b. 3 lines shall connect the hook switch
 
c. 
3 lines shall connect the priority key
 
d. 2 lines shall connect the bell
 
e. 
2 lines shall connect the handset earphone
 
f. 2 lines shall connectthe handset mouthpiece
 
g. 6 lines shall connect the headset
 
The Remote Telephone interfaces are provided in Figure 4.3.2.2
 
of Volume I.
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SECTION 11.0
 
SMDS CENTRAL INTERCOM ELECTRONICS
 
11.0 SMDS CENTRAL INTERCOM 
11.1 ACCOMPLISHMENTS 
The study of the intercommunication requirements resulted in a conceptual design 
that implemented 10 channels plus a paging channel of audio communication. The intercom 
system employs pulse amplitude modulation (PAM) and time division multiplexing (TDM) in 
achieving a minimum-wire system that facilitates 75 intercom stations. A usable bandwidth of 
300 to 3300 Hz was maintained by sampling the audio data at a sufficiently high frequency to 
place the sum and difference products of the sampling frequency and the audio data well below 
the level of the audio. In implementing the intercom design, a configuration similar to the 
telephone system was found to be better than the party line configuration. The final configuration 
consists of a remote intercom and a central intercom on each deck. There must be a remote 
intercom for each intercom station on each deck, but the central intercom can facilitate up to 
fivo remote intrcoms. if more ihan five intercoms are required or a deck, a second central 
intercom unit is used. 
11.2 PROBLEMS 
One major problem was encountered in the design of the intercom system which 
resulted from making the configuration of the intercom system similar to the telephone system. 
The problem was relaying the channel selection information to the central intercom from the 
remote intercom. The remote intercom/central intercom configuration has advantages in that 
many similar circuits can be used in both the intercom and telephone systems. The other problems 
such as interch}annel interference and timing uncertainty, that were experienced in the telephone 
system, are not of the same magnitude since the intercom system has a slower PAM data rate 
even though the sample rate is higher than the sample rate of the telephone system. 
11.3 RESOLUTIONS 
The channel selection prdblem was resolved by setting the bias on the audio line 
from the remote intercom to the central intercom proportional to the channel selection. The 
bias level encoded by the dligital-to-analcg (D/A) converter in the central intercom and the 
appropriate channel or time slot is sampled. The addition of the A/D converter adds to the 
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complexity of the central intercom by not as much as might be anticipated, since the central 
intercom has only one converter that can detect the channel selection for all five of the remote 
intercoms connected to one central intercom. The employment of a variable bias, and encoding 
the bias, eliminates the need of 10 additional wires per remote intercom. As can be seen by the 
traJe-off section of the telephone report (section 10.7), eliminating the 10 wires on a deck that 
has 10 intercoms would save 3700 feet of wire. 
MATHEMATICAL ANALYSIS OF DESIGN 
The bias signal which denotes the selected intercom channel is a DC signal 
superimposed on the audio data. An A/D converter is used to decode this bias information. 
A low-pass filter must precede this AID converter to prevent Ihe audio signal from interfering 
with the channelselectionsignal. The minimum lowercufoff frequency forthe remote intercom pre­
amplifieris 200 Hz. Forad)l.0%/of full-scale toleranceor±0Smillivoltsan both thebias and encoder, 
the minimumwindow is i5OmiI livolts. Theaudiowouid then be allowed ro nave an amplitjde of only 
l50millivoits. The audiowouldthen be allowed to have anamplitude of only 150 millivolts peak. 
For a maximum audio input of 2.00 volts peak and assuming no more than a single­
order filter, the cutoff frequency of the filter can be found. 
1502_mV = 0.075 > 
Solving yields:
 
o > 13.3 
For W = 27r(2 0 0 Hz)
 
<
W 2ir(15.04 Hz) 
Which corresponds to a single order filter time constant of 
T =--1 > 10.6 m Sac 
W 
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11.5 	 THEORETICAL PERFORMANCE OF DESIGN 
The Space Base Intercom System uses an amplitude-modulated RF carrier conducted 
from deck-io-deck via coaxial cable to establish the communication link. Time division multi­
plexed data from the intercoms on each deck is used as the modulator of the RF carrier. On cck 
deck, a demodulator extracts the summed pulse ampglitude modulated data from the carrier and 
supplies the data to the intercoms on that deck. Thus, each deck modulator will be driven by a 
Write PAM line, and each deck demodulator will have an output of a Read PAM line. The 
timing uncertainties of the deck-to-deck transmission of the intercom PAM data, are minimized 
by also transmitting a clock signal through the same media as the data. 
Each intercom station is connected to every other station by means of this RF link. 
The PAM data stream is multiplexed into 11 time slots so there are 11 channels of communication 
available among the 75 intercom stations. Since a bandwidth of 300 to 3300 Hz wcs a require­
ment, the sampling rate of at least 13,300 samples-per-second is necessary to adequately recover 
the audio data. To achieve desirable results with a minimum of complexity, reconstruction of 
the audio samples is accomplished through a maximally flat third-order filter with a cutoff at 
5280 hertz. 
Since each PAM stream contains I1 time slots or channels and each channel must be 
sampled at a rate equal to or greater than 13,300 samples-per-second, the PAM "bits" would be a 
maximum of 6.85 microseconds wide. With a 2.56 megahertz clock, a more convenient width 
of 6.25 microseconds was selected, and the resulting sample rate is 14,545 samples-per-second. 
The time slots correspond to particular channels. Selecting a chorinel implies the Read PAM 
is sompled'during its corresponding time slot and the Write PAM is driven with sampled audio 
during that slot. This system is different than the telephone system, since both transmission and 
reception by the intercom is done in a single time slot. Then any number of intercoms can be 
dialed to any channel. The normal push-to-ialk switch is located on each station so that no 
channel can be accidentally left in the transmit mode. The station is either in the transmit or 
receive mode but not both simultaneously. Each station can accept a paging key that overrides 
the channel selection and allows the transmission to be made in the paging channel. All stations 
in the receive mode, will atomatically receive the paging channel'as well as 1he selected 
channel.
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11.6 EXPERIMENTAL PERFORMANCE OF DESIGN 
No direct experiments were performed on the conceptual design. However, this 
field of communications is not new to Radiation Incorporated. Post knowledge obtained empiri­
cally and through analysis was used in reaching the conceptual design. 
11.7 TRADE-OFFS 
Implementation of the intercom design required in the areas involving the configur­
ation of the intercom system. The trade-offs were made between the remote intercom/central 
intercom configuration, such as the telephone system configuration and the deck party line 
configuration. The deck party line configuration would have oil the electronics located at the 
intercom station. Each station would be connected to the Base Level/Deck Level Interface 
unit by four transmss;an lines that are shared with the oiher intercoms on they deck. This 
presents a problem in cable routing and the timing delays involved in the cable length. Although 
the timing delays of the party line configuration are not as critical for the intercom system as 
for the telephone system, the interchannel interference problems would cause the party line 
system to have a smaller sample time. It appears that this is not as much of a problem as the 
routing of the four transmission lines. Since PAM is a form of the data, the number of termina­
tions must be uniform on each deck or the amplitudes would be of different magnitudes. Thus the 
input Impedance of each intercom interface must be much greater than the characteristic impe­
dance of the transmission line so the line attenuation is different for each intercom on a deck. 
The much higher impedance interface causes a reflection problem that can only be eliminated 
by making the top-off of the transmission line as short as possible. Thus there can be no splits 
in the lines and the same lines must run to every intercom. On a 10-intercom deck, at least 
500 feet of transmission line (in this case twister-shielded pair), would be needed to connect all 
intercoms to the Base Level/Deck Level unit. 
The remote intercom/central intercom configurations have minimum timing delays 
since only 10 feet of transmission line is needed to interface the centre! intercom with the Base 
Leval/Deck Level unit. Also, on a 10-intercom deck, the length of twisted-shielded pair cable 
is only 50 feet maximum. The disadvantage of this configuration is the problem of channel 
selection, In the party line configuration, the electronics are located with the channel selection 
switch. However, for the remote intercom/contral intercom configu'otion the channel selection 
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switch is loca'ed at the remote intercom, and the channel selection must be relayed to the 
central intercom wvith the minimum number of cables. As described in the problems and resolu­
tions, this problem was resolved by a variable bias and an encoder. The extra complexity as a 
result of the encoder is the disadvantage, but the central intercom contains the electronics to 
handle five intercom stations. This grouping of five actually reduced the complexity since the 
repeated circuits in the party line configuration, such as the countdown circuits, the clock 
detectors, and the PAM interfaces circuits (the driver and receiver), are shared by the five 
intercoms and the remote intercom/central intercom configuration. 
11.8 	 SUMMARY 
The conceptual design of a low complexity, minimum wire intercom system was 
accomplished. Seventy-five intercom stations can be serviced with this system, but the system 
is designed so it is not limited to just 75 stations. The bandwidth of 300 to 3300 Hz was main­
tained, and the system has 10 channels of communication plus a paging channel that reaches 
all stations. The only major problem involved the transmission of the channel selection with 
a minimum number of wires and minimum complexity to the central intercom. The oroblem was 
resolved by tha use of a selectable bias on one of the audio lines that ran from the remote unit 
to the central unit, and an encoder that detected the bias. Since the central intercom contains 
five intercom circuits, duplication of the A/D converter vas minimized, since five intercoms 
could share one encoder. 
11.9 	 'SCHEMATICS AND DRAWINGS DEVELOPED 
The drawings relating to the intercom implementation appear in section 4.3.3, 
Intercom Subsystem description, of this roport. 
11.10 	 DEVELOPME NT SPECIFICATIONS 
Toie following development specifications are provided as a part of this section: 
1. SMDS Central Intercom Electionics Module 
2. SMDS Remote Intercom Electronics Subunit 
3. SMDS Intercom Interface Specification 
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SMDS CENTRAL INTERCOM ELECTRONICS 
MODULE
 
DEVELOPMENT SPECIFICATION
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1.0 SCOPE
 
The specification describes the development design goals
 
and major performance specification of a SMDS major module building
 
block identified as 
the Central Intercom Electronics.
 
2.0 APPLICABLE DOCUMENTS
 
a. The guidelines, trade-offs, and functional
 
descriptions included as part of the SMDS
 
rinal Report shall be considered as part
 
of this module specification.
 
b. 	SMDS Remote Intercom Electronics Subunit
 
Specification
 
C. 	SMDS Intercom Interface Specificaton
 
3.0 ELECTRICAL PERFORMANCE SPECIFICATIONS
 
3.1 General Requirements
 
The Central Intercom Electronics samples the audio from 
un to five remote intercoms and multiplexes the audio samnles into 
a single output (the Write'PAM output) that is used as the modula­
tion signal in the intercon modulator in the Base Level/Deck LevelElectionics, The central intercom also accepts a PAM signal (the
 
Pead PAM input) from the intercom demodulator in the Base Level
 
Electronics that reconstructs the audio samples into audio signals
 
which drive the remote intercoms. The Base Level/Deck Leve] Elec­
tronics also supplies the central intercom with the timing signals
 
(the Write Clock and the Read Clock) that are synchronized with the 
PAM input and output signals. The five remote intercom interfaces 
each consist of four wires. Two conductors are power and ground, 
and the other two conductors are talk input and listen output. The 
talk input contains the audio to be sampled and placed on the Urite 
PAM output and the bias that indicates the channel selection. The
 
listen output contains only the processed audio samples received on
 
the Read PAM input.
 
3.2 Power Requirements
 
The Central Intercom Electronics power dissipation shall 
not exceed more than 6 watts. The power lines available are: 
+15 ±0.75 volts
 
-15 ±0.75 volts
 
+ 5 ±0.25 volts
 
- 5 ±0.25 volts
 
This power dissipation does not include the 1 watt supplied to each 
remote intercom. 
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3.3 Input Requirements 
3.3.1 Talk Input 
Each of the five talk inputs from the remote intercoms shall 
have an input impedance of greater than 600 ohms. The source impedance
 
of each talk source shall be less than 2.0 volts with a maximum band­
width of 200 Hz and the bias level shall vary from +5.1 to -0.1 volts.
 
There are 11 discrete bias levels. The 11 levels shall be every +500
 
millivolts starting with +0.00 volts. The tolerance of each bias shall
 
be ±50 millivolts.
 
3.3.2 Read PA4 Input
 
The Read PAM input shall have a differential input impedance
 
of 100,000 ohms or greater and a common mode input impedance of
 
1,000,000 ohms or greater. The differential signal level shall be +1.0
 
to -1.0 volts and the common mode signal range shall be +2.0 to -2.0
 
volts. The signal is a PAM data stream with a sample width of 6.25
 
microseconds. Eleven different samples are made before the frame is
 
repeated. The Read PAM data signal shall be delayed from the Read
 
Clock no more than 250 nanoseconds.
 
3.3.3 Write Clock Input
 
The Write clock input is a differential signal that shall
 
have a minimum differential input impedance of 10,000 ohms and a mini­
mum common mode input impedance of 10,000 ohms. The clock amplitude
 
shall be 1.0 ±0.5 volts peak-to-peak and the frequency of the clock
 
shall be 2.56 MHz. The common mode voltage shall be within +1.5 to
 
-1.5 volts. Every 16,896 clock cycles a synchronization space appears.
 
The absence of a clock cycle will be used for synchronization.
 
3.3.4 Read Clock Input
 
The Read clock input is a differential signal that shall
 
have a minimum differential input impedance of 10,000 ohms and a mini­
mum common mode input impedance of 10,000 ohms. The clock amplitude
 
shall be 1.0 ±0.5 volts peak-to-peak. The clock frequency shall be
 
2.56 MHz. The synchronization space, the absence of a clock cycle,
 
shall be used for synchronization and will occur every 16,896 clock
 
cycles. The common mode voltage range shall be +1.5 to -1.5 volts.
 
Output Requirements
 
3.4.1 Write PAM Output
 
The Write PAM output is a differential current that drives
 
a 128 ohm twisted-shielded pair. The transmission will be terminated
 
at both ends with 128 ohms. The common mode impedance will be less
 
than 100 ohms. The audio signal appearing on the talk input shall be 
sampled and converted into a differential current witn a transconduc­
tance of 2.0 milliamperes per volt +10% when the audio is comiandnd
 
to be sampled. When the audio is not sampled, the transconductance
 
shall be less than 0.2 microamperes per volt. The zero sa2pling time 
varying current shal be less than 0.2 microamperes, and the direct
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Fcurrent offset current shall be less than 200 microamperes. The cut­
put admittance shall be less than 5.0 microamoeres per volt. The 
Write PA2 output shall be synchronized with the Write Clock tithne 
time slot in the Write PAM data stream delayed or advanced more than 
100 nanoseconds. The bandwidth of the talk input must be limited on 
the upper end by at least a third-order maximally flat filter with a 
-3 dB point at 3300 +150 Hz and on the low end by a -3 dB point not 
above 300 Hz. 
3.4.2 Listen Output
 
The listen output to each of the five remote intercoms
 
must drive an impedance of 600 ohms. The output impedance must be
 
less than 30 ohms. The voltage' gain from the Read PAM Input to the
 
listen output shall be 1.0 +10% for the normal channels and 2.0 +10%
 
for the paging channel. That is, the audio samples received at the
 
Read PAM input shall be amplified and reconstructed into the audio
 
signal at the listen output with a variation in gain less than 1.0 dB
 
over the bandwidth of the audio. The intermodulation products of the
 
14,545 Hz sampling frequency and the 300 to 3300 Hz audio frequency
 
shall be at least 26 d3 below the output audio level.
 
3.5 Operational Requirements
 
3.5.1 Data Stream
 
The data stream is comprised of 11 time slots, each 6.25
 
microseconds wide. The first time slot is the paging time slot:
 
it will be sampled on the Read PAM contincusly. 7udio samples will
 
be written on the Write PAM output in this first time slot only.
 
When the bias on the talk input is 0.00, the other 10 time slots
 
will be sampled on the Read PAN input and written on the Write P,,M 
output. When the corresponding bias on the talk input is detected. 
the different bias levels and the corresponding time slots or
 
channels are listed below:
 
BIAS TIME SLOTS CHANNELS
 
0.0 volts + 50 millivolts I Paging channel
 
0.5 volts Z 50 millivolts 2 Channel 1
 
1.0 volts T 50 millivolts 3 Channel 2
 
1.5 volts + 50 millivolts 4 Channel 3
 
2.0 volts - 50 millivolts 5 - Channel 4
 
2.S volts + 50 millivolts 6 channel 5
 
3.0 volts + 50 millivolts 7 Channel 6
 
3.5 volts + 50 millivolts B Channel 7
 
4.0 volts + 50 millivolts 9 Channel 8
 
4.5 volts - 50 millivolts 10 Channel 9
 
5.0 volts _ 50 millivolts 11 Channel 10 
The bias of each of -the five talk line inputs must be deterane 

least every 10 milliseconds. The audio at a frequency of 200 Hz and 
an amplitude of 2.0 volts peak shall not cause the bias to be enco-dd 
erroneously. 
fl-Jo 
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current offset current shall be less than 200 microamperes. The out­
put admittance shall be less than 5.0 microamperes per volt. The 
Write PPA output shall be synchronized with the Write Clock lith no 
time slot in the Write PAM data stream delayed or advanced more than
 
100 nanoseconds. The bandwidth of the talk input must be limited on 
the upper end by at least a third-order maximally flat filter with a 
-3 dB point at 3300 +150 Hz and on the low end by a -3 dB point not 
above 300 H1z. 
3.4.2 Listen Output
 
The listen output to each of the five remote intercoms
 
must drive an impedance of 600 ohms. The output impedance must be
 
less than 30 ohms. The voltage gain from the Read PAM input to the
 
listen output shall be 1.0 +10% for the normal channels and 2.0 +10%
 
for the paging channel. That is, the audio samples received at The
 
Read PAM input shall be amplified and reconstructed into the audio
 
signal at the listen output with a variation in gain less than 1.0 d2
 
over the bandwidth of the audio. The intermodulation products of the
 
14,545 Hz sampling frequency and the 300 to 3300 Hz audio frequency
 
shall be at least 26 dB below the output audio level.
I 
Operational Reaqulremcnts
 
3.5.1 Data Stream
 
The data stream is comprised of 11 time slots, each 6.25
 
microseconds wide. The first time slot is the paging time slot:
 
it will be sampled on the Read PAM continously. Audio samples will
 
be written on the Write PAM output in this first time slot only.
 
When the bias on the talk input is 0.00, the other 10 time slots
 
will be sampled on the Read PAM input and written on the Write PAM
 
output. When the corresponding bias on the talk input is detected,
 
the different bias levels and the corresponding time slots or
 
channels are listed below:
 
B3IAS TIME SLOTS CHANNELS
 
0.0 volts + 50 millivolts I Paging channel
 
0.5 volts .4 50 millivolts 2 Channel 1 
1.0 volts q 50 millivolts 3 Channel 2 
1.5 volts + 50 millivolts 4 Channel 3 
2.0 volts + 50 millivolts 5 Channel 4 
2.5 volts + 50 millivolts 6 Channel 5 
3.0 volts + 50 millivolts 7 Channel 6 
3.5 volts T 50 millivolts 8 Channel 7 
4.0 volts + 50 millivolts 9 Channel 8 
4.5 volts T 50 millivolts 10 Channel 9
 
5.0 volts T 50 millivolts 11 Channel 10
 
The bias of each of the five talk line inputs must be detarmined at
 
least every 10 milliseconds. The audio at a frequency of 200 Hz and
 
an amplitude of 2.0 volts peak shall not cause the bias to be encoded
 
erroneously.
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1.0 SCOPE
 
This specification describes the development desion coals
 
and major performance specification of a SMr major subunit buildino
 
olock identified as the Remote Intercom EleLronics.
 
2.0 APPLICABLE DOCUMENTS
 
a. 	The guidelines, tradeoffs, and functional de­
scriptions included as part of the SMDS Final 
Report shall be considered as part of this sub­
unit specification. 
o. 	SMDS Central Intercom Electronics Module Speci­
fication
 
c. 	SMDS Intercom Interface Specification
 
3.0 ELECTRICAL PERFORMANCE SPECIFICATIONS
 
3.1 General Requirements
 
The Remote Intercom Electronics will interface with a 
sneaker, a 10-position channel selection switch, a paging key switch, 
and a talk/listen switch. The Remote intercom is connected to the 
Central Intercom with a four-conductor cable. Two conductors SUonIV 
the Remote Intercom with power and ground. The other two vxres con­
duct audio signals and various bias voltages to and from the Central 
Intercom The talk output supplies to the Central Intercom an audio
 
signal that is amplified from the speaker and a selectable bias level
 
that the audio is centered about. The bias is controlled by channel
 
selection switch position. The listen input, from the Central Inter­
corn, contains the audio signal that is to be amplified and applied
 
to the speaker. The talk/listen switch controls the mode of operatio":
 
that is, whether the speaker is driven by the Remote Intercom as in
 
the listen mode, or whether the speaker drives the Remote Intercom
 
which is the talk mode. The paging key switch overrides the channel
 
selection bias.
 
3.2 Power Requirements
 
The Remote Intercom Electronics shall not dissipate more
 
than one watt of power. The input power shall he supplied from the
 
Central Intercom. The line will be +15 +0.8 volts with respect to the
 
common or signal return also supplied by the Central Intercom.
 
3.3 Input Requirements
 
3.3.1 Support Equipment Inputs
 
The Remote Intercom will receive the followinq inputs froin
 
the support equipment of the intercom.
 
3.3.1.1 Paging Key Switch 
The paging key switch supplies three input lines. P 
PAGE 2 
11-13 
3.4 
clostto mped.nce of leqs than 100 ohms between the bias line and 
[he ±wietched line will cause the talk output bias to go to zero, 
indicating a paging condition. A closure impedance of less than
 
100 ohms between the common line and the swi chad line will cause 
no override. 
3.3.1.2 Channel Switch
 
The 10-position channel, switch inputs shall have no more
 
than 1 ohm of impedance between the switched input and the selectee
 
position input. Each position input shall be isolated from all
 
other position inputs greater than 10 megohms.
 
3.3.1.3 Talk/Listen Switch
 
The talk/listen switch supplies two lines to the Penote 
Intercom. One line is an input and the other is an output discusseC 
in 3.4.1. The input shall be connected to the speaker for the switch 
in the talk mode. The input impedance shall be greater than 10 
kilohms and the source impedance, including the switch contact im­
pedance, shall be less than 600 ohms. The input signal range shall 
be from 5 to 100 millivolts in amplitude and DC to 50 kHz in frequency. 
3.3.2 Listen Input
 
The input to the Remote'Intercom from the Central Inter­
com is the listen input. The input inpeance shall be greater than
 
600 ohms and the source impedance will be less than 30 ohms. The
 
signal shall be from 25 millivolts to 1.0 volts in amplitude and
 
from 100 to 10,000 Hz in frequency.
 
Output Requirements
 
3.4.1 Intercom Output
 
The Remote Intercom must supply only one output to the
 
speaker via the talk/listen switch line. The load impedance vould
 
then vary from a load of 600 ohms to no load. The source impedance
 
shallpbe less than 15 ohms. The amplification from the listen input
 
to the speaker output shall be 20 +1 dB. The bandwidth shall be lin'­
ited by -3 d8 points (single order-roll-offs) at 240 +60 liz and 4400
 
+1100 Hz.
 
3.4.2 Talk Output
 
The Remote Intercom shall provide one output to the
 
Central Intercom, the talk output. The talk output shall be capable

of driving a load of 600 ohms. The output impedance shall be less
 
than 30 ohms. The amplification from the speaker input to the talk
 
output shall be 26 +1 d13. The bandwidth of this amplification shall
 
be limited by at least single order rolloffs with -3 dB points oc­
curring at 250±50 liz and 4400 ±1100 Hz. The DC bias on the talk 
output shall be controlled by the channel selection switch oosition 
and the paging key switch. If the paging key switch is in the "paging" 
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position, the bias on the talk output shall be 0.0 volt ±50 millivolts.
 
If the paging key is not in the "paging" position, the bias on the talk
 
output shall correspond to the channel selected by the switch position
 
lasted below:
 
SWITCH POSITION TALK OUTPUT BIAS 
Channel 1 
Channel 2 
0.5 ± 0.050 volts 
1.0 ± 0.050 volts 
Channel 3 
Channel 4 
Channel 5 
Channel 6 
Channel 7 
Channel 8 
Channel 9 
Channel 10 
1.5 ± 0.050 volts 
2.0 ± 0.050 volts 
2.5 ± 0.050 volts 
3.0 ± 0.050 volts 
3.5 ± 0.050 volts 
4.0 ± 0.050 volts 
4.5 ± 0.050 volts 
5.0 ± 0.050 volts 
3.5 Operational Requirement 
The operation of the Remote Intercom is implied from the
 
above sections. The separation of the audio applied on the listen
 
input and the audio appearing at the talk output shall be greater than
 
40 dB from DC to 5000 Hz. This implies the attenuation from the
 
speaker output of the Remote Intercom to the speaker input must be
 
at least 86 dB.
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SMDS INTERCOM
 
INTERFACE SPECIFICATION
 
F PAGE 1 Of 3 -: 
1.0 	 SCOPE
 
This specification describes the electrical interface
 
requirements for the SMDS Intercom Electronics consisting of the
 
Central Intercom Electronics and Remote Intercom Electronics.
 
2.0 	 APPLICABLE DOCUMENTS
 
a. 	The guidelines, trade-offs, and functional
 
descriptions included as part of the SMDS Final
 
Report shall be considered as part of this
 
interface specification.
 
b. 	SMDS Central Intercom Electronics Module Specification.
 
C. 	SMDS Remote Intercom Electronics Subunit Specification.
 
3.0 	 ELECTRICAL INTERFACE SPECIFICATIONS
 
3.1 	 Central Intercom and Base Level/Deck Level Interface
 
Unit Interface
 
The Central Intercom Electronics is connected to the Base
 
Level/Deck Level Interface Electronics by four twisted-shielded pairs

each with a characteristic impedance of 128 ohms. The signal level of
 
each is a maximum of 1 volt peak-to-peak. Figure 4.3.3.4-1 (volume I)

shows the interfaces. Each line is terminated at both ends with its
 
characteristic impedance.
 
3.1.1 	 Write PAM
 
The Write PAM line carries 160 kHz PAM data from the
 
Central Intercom.
 
3.1.2 	 Read PAM
 
The Read PAM line conducts demodulated 160 kHz PAM data
 
to the Central Intercom.
 
3.1.3 	 Write Clock
 
The Write Clock line conducts the demodulated Write Clock
 
to the Central Intercom. The frequency of the Write Clock is 2.56 MHz.
 
3.1.4 	 Read Clock
 
The Read Clock line conducts the demodulated Read Clock to
 
the Central Intercom. The frequency of the Read Clock is 2.56 MHz.
 
Central Intercom and Remote Intercom Interfaces
 
The 	Central Intercom can be connected to as many as five
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3.2 
3.3 
Remote Intercoms. Each Remote Intercom is connected to the Central
 
Intercom by four wires. Two of the wires contained in the four-wire
 
cable, supply the Remote Intercom with power and ground. The remain­
ing two conductors carry the audio and bias to and from each unit as
 
described in sections 3.3.2 and 3.4.2 of the SMDS Central Intercom
 
Electronics Module Development Specification and section 3.3.2 and
 
3.4.2 of the SMDS Remote Intercom Electronics Subunit Development
 
Soecification. Figures 4.3.3.3 , 4.-3.3.4-1, and 4.3.3.4 -2 illustrate
 
the interconnections.
 
Remote Intercom and Intercom Support Equipment Interfaces
 
The Remote Intercom is connected to the support equipment
 
by 17 wires including the return lines. Eleven lines connect the
 
channel selection switch to the Remote Intercom. Three lines connect
 
the Remote Intercom to the paging key switch. Three lines connect
 
the speaker and talk/listen switch to the Remote Intercom. Figure
 
4.3.3.3 illustrates the interfaces and signals and impedance levels
 
of the interfaces, which are discussed in sections 3.3.1 and 3.4.1 of
 
the Renmote Intercom Electronics Specification.
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SECTION 12.0
 
DIGITAL STATION
 
12.0 DIGITAL STATION 
12.1 ACCOMPLISHMENTS 
As a result of this portion of the SMDS study effort for Space Base, a digital data 
network was conceptually designed. This networkhas the capability of transferring high-speed 
digital data between 256 spatially separated stations without requiring a complex central control 
and monitoring unit. 
The digital stations employ specially developed, high-speed bipolar LSI chips and 
utilize power strobing to minimize system power consumption. Data rate to the bus is approxi­
mately 5000 bps while monitoring capability can be equal to 1.28 Mbps, if desired. The proposed 
system utilizes a unique clock implementation which eliminates the effects of level modem and 
level spatial delays. 
Assigned time siot operation was solected as the basic operating mode. in this 
manner, each digital station is assigned a unique time slot during which it can transmit up to 32 
bits (plus parity) of data. Synchronizing action, controlled by the system clocks, is accomplished 
once every major frame. 
12.2 PROBLEMS 
Several major technical problems had to be considered in detail prior to completion 
of the proposed digital station system. Each of these problems is discussed briefly below. 
12.2.1 Implementation Trade 
The following four implementations were considered as potential candidates for the 
SMDS digital requirements: 
a. Interrogate/Reply 
b. Two-Pass Polling 
c. Uncssigned Time Slot 
d. Assigned Time Slot 
Each of these has features which make it suitable for the required application. 
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12.2.1.1 	 Interrogate/Reply 
This candidate operates in a command response mode. A central control unit is 
established which controls the digital station operation through a controlled format of commands 
transmitted to all digital stations. The commanded.station then transmits data on the bus, 
making it available for all interested stations. 
12.2.1.2 	 Two-Pass Polling 
A polling implementation operates in a fixed-format mode in which each ,station is 
polled for potential data requests. This is transmitted, if data is desired, after which the poll is 
passed to the next station. During the second pass, those stations from which data was previously 
requested transmit data under the same poll control. In this manner, data is transmitted only by 
tho-e stations whose data is currently required at other locations. 
12.2.1.3 	 Unassigned Time SloT 
This potential implementation would be designed very similar to the SMDS tele­
phone system. A fixed number of time slots would be established by a central timing unit (CTU). 
Any station requiring data would acquire a time slot, if available, and transmit control informa­
tion to the station processing the data needed. The interrogated station would then reply. 
12.2.1.4 	 Assigned Time Slot 
The assigned time slot digital station candidate would use a rigidly controlled 
format. A CTU would generate 256 time slots. Each station would transmit data upon coinci­
dence of the current time slot with the time slot assigned (permanently) to each station. Stations 
requiring data from the currently transmitting unit would simply enable their receivers during 
this interval. 
12.2.2 	 System Delays 
Perhaps the most significant problem encountered in development of the SMDS 
digital stations was that of dealing with system delays. iho delays may be classified as inter­
level (main bus) delays and intralevel. The main bus delays are mainly spatial; generated by 
the requirement to interconnect digital stations at 21 different levels, involving transmission 
distances of up to 350 feet. Th, intralevel delays are due to both distance and equipment, The 
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effects of spatial delays in excess of 45 feet combined with coupler, receiver, and transmitter 
delays hod to be overcome to obtain a workable digital system. 
12.2.3 Level Distribution 
The preferred system for conveying data from the Base Level/Deck Level Modem 
to the individual level digital stations presented a significant problem. The effects of spatial 
delay, EMI performance, and fail-safe operation requirements had to be considered in detail. 
In addition, a data code hod to be selected which was compatible with the above level-distribu­
tion characteristics. 
12.3 RESOLUTIONS 
12.3.1 Preferred Implementation 
As outlined, four candidate systems were considered to embody the basic concepts 
of a suitable digital system. Each was found to possess some characteristics which would be of 
use in a multipart digital station system. Based on a review of the salient characteristics of each 
candidate and a subsequent comparison of these with the Statement of Work guidelines, it was 
decided that the assigned time slot candidate was preferred for use on Space Base. The assigned 
time slot digital implementation has the advantage of minimal station complexity, low percentage 
of overhead data, high data reception rate, and negligible central control complexity. A 
potential disadvantage, rigid format with fixed sample rate (5000 bps!station) is difficult to 
access without detailed information about the digital station interface equipment. 
12.3.2 System Delays 
The interlevel spatial delay problem was resolved through adoption of a time 
directional data transmission bus, in which dale is only propagated in one direction - each level 
generates signals which are propagated "down" the bus. The bus is arranged in a round-trip 
configuration enabling oil levels to obtain data from all other levels. By generation ofa 1.28 
MHz clock at the beginning of the bus, all levels are synchionized; that is, if response to the 
bus clock of the level interface were instantaneous, all data would be exactly in sync with clock 
at all levels. 
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12.4 
The intralevel delays problem was resolved by the introduction of a second 1.28 MHz 
clock (read clock) delayed from the original clock (write clock) by an amount equal to the worst­
case level delay. By incorporation of this clock, presence of data at the wad clock Irantion 
was assured. 
12.3.3 Level Distribution 
For the delayed read clock concept to work successfully, it was necessary for all 
delays from the Base Level/D&ck Level Modem to the digital stbtion output interference to be 
both minimized and controlled. The minimization of delay was effected by using two semicircular 
buses for level distribution. This enabled spatial delays to be kept within the limits of 52 to 122 
nanoseconds. Also the digital station delay was minimized through use of high-speed, power 
strobed logic. The total station delay is estimated as 175 to 75 nanoseconds, worst case. 
In addition to delay control, the level distribution network must be immune from 
EMI (susceptibility and generation), as' well as short circuits at the digital stations. EMI tests 
run on several cable types resulted in the selection of twinaxicl cable for the level bus and the 
stubs connecting the individual stations to this bus. This prevents shorts within the individual 
stations from affecting operation of the level bus, A fail-safe transformer coupling was selected 
as the stub-bus coupler. A final consideration of the level distribution problem was that of 
selecting a suitable code for data encoding. Manchester code was selected to eliminate the 
possibility of significant direct current on the bus. 
MATHEMATICAL ANALYSIS OF DESIGN 
The only significant analysis required for the proposed digital station was the 
detailed level delay analysis. As mentioned, the minimization ard control of all delays in the 
level path is essential to the operation of the delayed read clock concept. 
The delays expected on the level distribution are listed below. Analysis of each 
delay is presented. 
a. Base Level/Deck Level Demodulator 
b. Deck Level Distribution Bus (2X) 
c. Digital Stat;on Demodulation 
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d. Digital Station Modulation 
a. Bose Level/Deck Level Modulator 
12.4.1 Base Level/Deck Level Demodulator 
In conventional RF analysis of an envelope detector, preceded by a bandposs 
filter, it is usually assumed that the resultant waveform rise time is related to bandwidth as 
0.85
 
A = Bandwidth
 
For the 6 MHz video channels, a 4.5 MHz usable bandwidth is expecred. Thus, 
the write clock rise time from its demodulator will be approximately 
0.85­
7 0. 8 189 nanoseconds 
r .5 x 106 
Actual delay of the w,ite clock for level di::bttion w;1 be a function of The 
switching level selected. It is reasonable to expect the signal-to-noise ratio at the demodulator 
output will be such that the delay can be held to 100 nanoseconds. Assuming this to be the 
maximum delay, variations in signal level and detector characteristics are assumed to reduce this 
delay to a minimum of 50 nanoseconds. 
12.4.2 Deck Level Distribution Bus 
A delay is created in the write clock signal as it propagates along the level bus. 
A value of 1.5 nanoseconds delay per foot of bus has been measured for several twisted shielded 
pairs. A maximum distance between the Base Level/Deck Level Interface unit and a digital 
station on a level is approximately 41 feet. This results in a one-way delay of 63 nanoseconds. 
A minimum distance is 17 feet with a resultant minimum delay of 26 nanoseconds. Since both 
the clock and the resultant level data encounter ihis spatial delay, these delays must be doubled. 
12.4.3 Digital Station Demodulation 
A high signal-to-noise ratio at all digital slatlon is assumed. Use of high-speed 
detectors and high-speed nonsaturating logic makes it seem reasonable that the total delay From 
write receiver input through time slot recognition to be effectively controlled within the range 
of 25 to 75 nanoseconds. 
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12.4.4 Digital Station Modulation 
All data for transmission is contained in a 32-bit bipolar LSI device. The delay 
from data clock to modulator data output is estimated to be within the limits of 50 to 100 nano­
seconds. 
12.4.5 Base Level/Deck Level Modulation 
Premodulation filtering of data will be required to reduce transmission of data 
harmonics above the third; thereby, reducing adjacent channel crosstalk. This high-pass filtering 
will result in a data rise time to modulator input as follows: 
Tr = ;or for Space Base 4.x0=0.35"r-0.35 r7 Z8 nsMY r 4.5 x 106 
The modulated carrier might therefore be delayed by 50 nanoseconds (maximum and 
25 nanoseconds (mininam) under condtions of sign~al nd ccrre cl vcrcr!on. !.ns-imcr.Y, 
the level delays are shown below: 
Max (ns) Min (ns) 
Base Level/Deck Level Demodulator 100 50
 
Deck Level Distribution Bus (2X) 126 52
 
Digital Station Demodulation 75 25
 
Digital Station Modulation 100 50
 
Base Level/Deck Level Modulator 50 25
 
451 202
 
Based on this level delay analysis, the system read clock must be delayed by at 
least 450 nanoseconds (say 500) from the write clock. 
12.5 THEORETICAL PERFORMANCE OF DESIGN 
The theoretical performance of the SMDS digital design is described, in detail, 
in sections 2.4 and 4.3.4 of this report. 
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12.6 EXPERIMENTAL PERFORMANCE OF DESIGN 
No experimental performance evaluation of the proposed SMDS digital station 
complex was performed directly as a result of this study. Hoever, a 1migabit, 200 foot, 
data distribution system was implemented for a 32 station system. Further experiments were 
performed on a 300-foot section of twisted shielded alr using a 5 megabit Manchester data 
transmission. This experimentation was carried on concurrently with the SMDS study and much 
of the information gained was utilized for the SMDS study. 
12.7 TRADE-OFFS 
The 	trade studies performed in selection of the proposed system were: 
a. 	 Determination of the preferred method of digital station operation (assigned 
time slot versus unassigned time slot, handshaking, etc.)
1 
b. 	 Determinat;on of the maximum possblc bit rate as it is affected by video 
channel width and level distribution delays. 
c. 	 Optimization of the Level Distribution configuration. 
These trade studies ore presented in section 2.4 of this report. 
12.8 SUMMARY 
A feasible 256 station, digital data distribution system has been conceived for the 
Space Base SMDS. The system permits communication of any station with all others, with data 
reception rates in excess of I Mbps. Data transmission rate is fixed at approximately 5 kbps, a 
rate which appears to be adequate for the housekeeping nature of the SMDS digital requirements. 
Digital stations may be located anywhere on the Space Base without concern about proper 
operation. No complex central control is required to coordinate the station transactions, which 
enhances system reliability and permits attainmani of the high information rates outlined above. 
12.9 SCHEMATICS AND DRAWINGS DEVELOPED 
The drawings relating to the Digital Stations appear in soction 4.3.4, volume 1, 
of this report. 
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12.10 DEVELOPMENT SPECIFICATION 
The 	following development spocification is provided as a part of th;s section: 
SMDS Digital Station Module 
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SMDS DIGITAL STATION
 
MODULE
 
DEVELOPMENT SPECITICATION
 
REV1 of 1 
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1.0 SCOPE
 
This specification describes the development design goals
 
and major performance Specifications of a SMDS ma3or Module build­
ing block identified as the Digital Station Module.
 
2.0 APPLICABLE DOCUMENTS
 
The guidelines, trade-offs, and functional descriptions

included as part of the SMDS final report shall be considered as
 
part of this Module Specification.
 
3.0 ELECTRICAL PERFORMANCE REQUIREMENTS
 
3.1 General
 
The Digital Station Module (DSM) is the major element
 
in a digital data transfer system for use on Space Base. The system
 
is configured to permit each of 256 stations to transmit 32 bits
 
(plus parity) of digital data onto a common one-way bus; each stat­
ion transmitting at a time uniquely determined by its Time Slot Plug
 
(TSP) wiring. In addition to data transmission as described, the DSM
 
mast have the capability ofdecoding any 33 bit word of serzai­
digital data on the data bus. Control of the read/write capability
 
of the DSM is accomplished by two clocks; the read clock and the
 
write clock. Synchronization is performed by controlled interruption
 
of these same two clocks.
 
3.2 Digital Station Input and Output Requirements
 
3.2.1 Digital Station Module User Interface
 
Refer to figure 3, DSM Interface, for this and the fol­
lowing sections. The user interface is comprised of 75 single con­
ductor lines which control the operation of the DSM, as well as 
provide input/output (I/O) data. These lines shall be compatible
with MECL III logic or equivalent (Logic 0 = 0±.250,volt; logic 1 = 
-i to -1.5 volts).
 
3.2.1.1 Output Request Enable
 
This single line shall, when a logic 1, cause the DSM to
 
decommutate 33 bits of data from the data stream existing at the
 
Receiver Data input to the DSM. The time slot location of the 33
 
bits shall be controlled by the status of the Output Data Address.
 
3.2.1.2 Output Data Address
 
The 8 Outpat Data Address lines are used to determine
 
which time slot data shall be decommutated.
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3.2.1.3 Output Data Lines
 
These 32 lines shall display the data contained in the tr-e
 
slot designated by the Output Data Address lines if the Output
 
Request Enable line is a logic 1. The data shall be held until the
 
Output Data Address is again coincident, at which time the data shall
 
be updated if a change is found in the addressed time slot. When
 
the Output Request Enable goes to a -logic 0, the Output Data Lines
 
snall be cleared to zero.
 
3.2.1.4 Input Request Enable
 
This lane, on going to a logic 1, shall be used to initiate
 
data transmission by the DSM. The DSM shall transmit the 32 bits of
 
data at tne Input Data Lines upon coincidence of the DSM write time
 
slot counter with the time slot data contained by the time slot plug.
 
The data existing at the transition of the Input Request Enable shall
 
be stored by the DSM within 1 clock cycle of the Input Request
 
Enable transition.
 
3.2.1.5 Input Data Linesj
 
These 32 lines shall contain MECL III (or equivalent)
 
logic compatible signals for transmission on the Transmit Data Line.
 
The relationshap of these lines and the Input Request Enable is
 
specified in 3.2.1.4 above.
 
3.2.1.6 Transaction Complete
 
The DSM shall be required to signal the completion of
 
either a 32-bit transmission or reception of 32 bits as requested.
 
After data transmission, the DSM shall generate a pulse of approx­
imately 1 clock cycle duration, coincident with the transmission of
 
bit 33 (parity). After reception, if parity is correct, the DSM
 
shall output a similar pulse coincident with the reception of the
 
parity bit. 
3.2.1.7' Signal Characteristics 
All signals shall be derived from MECL III (or equivalent) 
logic and snall be compatible with MECL III.
 
3.2.2 Digital Station Module/Bus (DSM/B) Interface
 
The DSM/B interface consists of four twisted shielded
 
pairs (excluding power). The function of each connection (refer
 
to figure 1) shall be as specified below.
 
3.2.2.1 Read Clock
 
Due to spatial delays encoantered in the Space Base dis­
tribution systems, two clocks are xequired to maintain synchronism
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of the system. The Read Clock line provides timing data to permit 
the DSM to correctly decommutate data. All timing -or the processing 
of data received on the Receiver Data Line shall be derived from
 
this clock line. Once every 256 time slots (8448 cycles) at least
 
one clock cycle will be skipped. The "skip" shall be sensed by the
 
DSM and the DSM-receive circuitry shall reset to time slot zero.
 
3.2.2.2 Write Clock
 
The Write Clock line provides timing and synchronization
 
signals in a manner analogous to that of the Read Clock. All tim­
ing for the transmission of data on the Transmit Data/Line shall be
 
derived from this clock.
 
3.2.2.3 Read Clock, Write Clock Signal Characteristics
 
The sinusoidal frequency of the received clock signals

will be 2.56 ± 0.06 Mbps. The amplitude of these signals will be
 
within the range of 0.5 to 2 volts peak-to-peak, depending on the
 
location of the DSI! and the status of the level distribution bus.
 
The DSM shall accept signal amplitude variations within this range
 
without degradation of performance.
 
3.2.2.4 Receive Data
 
Data shall be transmitted throughout Space Base in Man­
chester (II + 1800) format. The DSM, in conjunction with timing
 
from the Read Clock and control signals from the user interface,
 
shall receive and aecode serial-digital data from this line and
 
output the resulting data as required by control.
 
3.2.2.5 Transmit Data
 
The DSM shall transmit serial-digital data as required
 
by the user interface control signals. The data shall be encoded
 
into Manchester (II + 1800) format prior to transmibsion.
 
3.2.2.6' Transmit Data Signal Characteristics
 
The DSM shall be capable of generating a Manchester
 
(I + 1800) serial-data stream with voltage amplitude of 2 volts
 
peak-to-peak into a 78 ohm ± 10% cable. The amplitude of this
 
signal shall not vary more than ± 5% with worst-case variazions of
 
power, temperature, or cable impedance.
 
3.2.3 Bit Rate
 
The DSM shall operate at a nominal data rate of 1.28
 
Hbps at read and write clock frequencies of 2.56 Mbps. The DSM
 
shall operate without degraded performance at bit rate (and corres­
ponding clock) reduction to 640 kbps.
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3.3 
3.2.4 DSM1 Delay Requirements
 
Application of the DSM in a spatially distributed complex
requires that delays be minimized and controlled. This can only be

accomplished by extreme care in design and the use of hign-speed
(NECLIII or equivalent) non-saturating logic. The maximum allowable
delay from the appropriate write clock transition to the appearance

of the first transmitted bit shall be.70 to 175 nanoseconds under all
 
operating conditions.
 
3.2.5 Power Requirements
 
The DSM shall require no more than two power supply volt­
ages with supply tolerances better than ± 5% over all operating

conditions. Every effort shall be made to minimize power consump­
tion which shall not exceed 5 watts, maximum.
 
DSM Multiplexer
 
3.3.1 Basic Operation
 
The Input Multiplexer (IM) shall be a 32-bit parallel­
to-serial converter capable of operating at a 1.28 iMps rate. 
 The
 
IM shall, upon being enabled, transmit 33 bits of NRZ data in
 
synchronism vith an externally applied clock. Bit 33 shall be an
 
odd-parity bit, the computation of which shall be done within the IM.
A block diagram of the IM is shown in figure 2.
 
3.3.2 Input Requirements
 
Thirty-five input lines shall be required for proper

operation of the IM. The functions of these lines shall be 
as
 
specified below.
 
3.3.2.1 Data Input
 
Thlity-two MECL III signals shall be parallel coupled
into the'IM. 
This data shall be present prior to activation of the
 
Enable 1 line.
 
3.3.2.2 Enable 1
 
The Enable 1 line is provided by the equipment which
 generates the data to be transmitted. When this line is a Logic 1
data shall be outputted in synchronism with the clock, provided the
Enable 2 line is active.
 
3.3.2.? Enable 2
 
The Enable 2 line is generated within the DSM, indicating
time slot coincidence. WiUt both enables active, NRZ data shall be
 
transmitted on the Serial Digital Output line.
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3.3.3 Output Requiremeuts 
Two output lines are required form the 1M microcircuit.
 
The functions of these lines shall be as specified below.
 
3.3.3.1 Serial Digital 
Serial-Digital (NRZ) data shall be outputted on this line 
(if Enable 1 and Enable 2 are active) in synchronism with the clock. 
The levels shall be: "zero" 0 t 0.5 v6lt and "one" -2.5 t0.5 volts into 
1000 ± 10%. 
3.3.3.2 Transaction Complete
 
This line, normally low, shall be active during the trans­
mission of bit 33 (parity).
 
3.3.4 Critical Delays and Timing
 
3.3.4.1 Throughput Delay
 
Throughput delay is defined for the IM as the delay (50%

points) between the application of Enable 2 and the appearance of the
 
first data bit. in use, the clock may or may not be in a logic 1
 
state at the time of the Enable 2 excursion. The IM throughput
 
delay shall he no greater than 20 nanoseconds. A maximum of 20
 
nanoseconds delay between successive clock cycles and data output
 
is also specified.
 
3.3.4.2 Latch Delay
 
The data at the 32 data input lines may change after one
 
clock cycle. The IM shall store the data existing within the first
 
clock cycle after enable.
 
3.3.5 Power Requiremnnts
 
A maximum of two power supplies with voltage tolerances 
of ± 5% shall be required for operation of the IM. The maximum 
power dissipated by the IM shall. be less than 1.0 watts. 
3.4 DSM Multiplexer
 
3.4.1 Basic Operation
 
The Output Demultiplexer (OD) shall be a 32-bit serial­
to-parallel Converter capable of operating at a 1.28 Mbps rate.
 
The OD shall, upon being enabled, receive 33 bits of NRZ data.
 
An external clock is provided to establisn timing for decommutation
 
of the input serral data. Bit 33 shall be an odd-parity bit, the
 
validity of which shall be checked within the OD prior to parallel
 
output of the received data. A block diagram of the OD is shown
 
in Figure 3.
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3.4.2 Input Requirements
 
Four input lines shall be required for proper operation

of the OD. The functions of these lines shall be as specified
 
below.
 
3.4.2.1 Enable 1, Enable 2
 
The OD shall be inoperatie until both these enable
 
lines are activated by setting to a logic 1 state. Upon activation,
 
NRZ data present at the Serial-Digital input shall be shifted into
 
the OD under control of the Clock Input.
 
3.4.2.2 Clock
 
The OD shall operate with a clock frequency of 1.28 MHz.
 
Operation shall not be affected by reduction of the clock frequency
 
to 640 kHz.
 
3.4.2.3 Serial Digital
 
This input terminal of the OD shall receive NRZ serial­
digital data generated within toe DSM. After bding enabled, the OD
 
shall receive 33 bits (1 parity) under control of the clock input.
 
3.4.3 Out ut Requirements
 
Thirty-three lines shall be required to perform the desired
 
function of the OD. The functions of these lines shall be as speci­
fied below:
 
3.4.3.1 Output 
Thirty-two output lines shall be required for presentation
 
of the received serial-digital data. These lines shall be 14ECL III
 
compatible. Data shall be presented on these lines for the remainder
 
of the 33rd clock cycle period once parity has been verified. The
 
data shall be held indefinitely, regardless of the state of Enable
 
2, but shall be updated if the enable and clock criteria are met
 
subsequently. If Enable I is deactivated after the Transaction
 
Complete line is enabled, the data shall be held only for the dur­
ation of the 33rd clock cycle (900 nanoseconds). If parity is
 
incorrect, the output lines shall not be changed from the latest
 
state.
 
3.4.3.2 Transaction Complete
 
This line, normally low, shall be active the remainder
 
of th. 33rd clock cycle after parity has been verified. 
-0REV
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3.4.4 Throughput Delay
 
The throughput delay is defined for the OD as the delay
 
(50% points) between the application of the enable commands and the
 
start of the data received operation (internal measurement). This
 
delay shall not exceed 100 nanoseconds. A maximum delay between
 
parity bit arrival and data output of 100 nanoseconds is also
 
specified.
 
3.4.5 Power Requirements
 
A maximum of two power supplies with voltage tolerances 
of ±5% shall be required for operation of the OD. The maximLm 
power dissipated by the OD shall be less than 1.0 watts. 
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12-19 
SECTION 13.0 
CIRCUIT DEVELOPMENT 
13.0 CIRCUIT DEVELOPMENT 
A number of circuits which require further development for use in the SMDS, have 
been identified during the course of this study. Where upprcpnoto, discussions of $icne circuits 
were included in the technical description of the modules or subunits where they were used. Ile 
remaining units are described in the following paragraphs. 
13.1 CRITICAL CIRCUIT DESCRIPTIONS 
13.1.1 UHF Mainline Amplifier 
The circuits required for AGC and slope equalization of the Mainline UHF Ampli­
fier (see section 7.3.4) have been identified as circuits which will require additional develop­
ment. 
Active filters are also desirable for filtering the pilot channels and their develop­
ment is encouraged. 
Ultra-linear wideband amplifier at UHF frequencies are identified as requiring 
further development in section 7.3.4 and their desirable characteristics are specified in the 
section 7.0 specifications. 
13.1.2 	 UHF Modulator and Demodulator 
Voltage tunable UHF bandpass filters are identified in section 9.3.1 as requiring 
additional development. 
Frequency synthesizer design is identified in section 9.3.2 as requiring additional 
development. 
13.1.3 	 Telephone and Intercom 
The Telephone and Intercom possess similar circuitry which may be developed as 
one unit. The Traniconductonco Amplifier and the Differential Receiver are identified as re­
quiring additional development. These reqtlrements are discussed more fully in section 13.2 
13.1.4 	 Digital Station Modem 
The concepts involved in transm sion and reception df digital data at the digital 
stat~ons, ore not complex frtn a logic design point of vizee. The operlion of a Mnrchoster 
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encoder-decoder/receiver-transmitter at 1.28 Mbps is straightforward. Counting and com­
parison for determination of time slot coincidence are also relatively well practiced digital 
techniques. Serial-to-parallel and parallel-to-serial convertor technology is well developed, 
and 8-bit units of these devices are currently marketed as MSI .omponents by the semiconductor 
industry. 
Thus, in one sense, there are no critical circuits incorporated in the conceptual 
design of the SMDS digital station modem. However, because of a need to keep he level delay 
variation to a minimum, it is necessary to accomplish the above functions at the highest possible 
speeds. As shown in the mathematical analysis of section 12.4, the total turn-around time for 
the Digital Station (from write pulse to data on line) must be less than 175 nanoseconds. This 
requires that Manchester decoding, counting, comparison, shifting, and encoding operations be 
extremely fast. This con only be accomplished by straightforward design and the use of high­
speed, nonsaturating logic. 
in the interest of high speed as well as low cost, the functions of data conversion 
(serial/parallel/serial) have been incorporated in LSI bipolar chips. It is considered that these 
are the two critical circuits for design of the SMDS digital station. The specifications for these 
units are provided as part of the Digital Station Module Specifications, section 12.0. 
13.2 MICROCIRCUIT DEVELOPMENT 
13.2.1 UHF Amplifier 
The SMDS UHF Amplifier Subunit Development Specification in section 7.0 of this 
report, is a microcircuit specification. Development of microcircuit UHF amplifiers is currently 
in progress within the semiconductor industry (section 4.2.5.1). 
13.2.2 Telephone and Intercom 
13.2.2.1 Tronsconductance Amplifier 
The tronsconductonce amplifier that drives the write PAM transmission line is a 
crilical circuit. Driving a transmission line in a curtent mode is often desired, if the driving 
element does not have the matched impedance of the line. The transconductance amplifier 
converts a single-ended voltage into a differential currant which is proportional to the applied 
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input voltage. High tronsconductonce accuracy and low-output admittance are the critical 
parameters of this circuit. The transconductance should be 2.0 milliamperes per volt, :15 
perecent, and the output admittance should not be greater than 5.0 microamperes per volt. 
Other parameters of this circuit are listed below: ­
a. 	 The input voltage range shall be within +2.5 to -2.5 volts. 
b. 	 The input impedance shall be greater than 50 kilohms. 
c. 	 The maximum load impedance shall not exceed I000 ohms differential 
and 1000 ohms common mode. 
A model of the circuit is shown below. 
m 
I in iG 
where: 
V1 is the input voltage 
Zin is the input impedance 
G is 	the output fransconductance 
m 
G0 is the output admittance 
13.2.2.2 	 Differential Receiver 
The read PAM differential receiver isconsidered a critica! circuit. It must have 
good differential operational amplifier parameters, and the gain bandwidth product must be at 
the stote-of-fleo-rt limit of 15 to 20 MHz. The input voltage range is +1.0 to -1.0 volts 
differential and +2.0 to -2.0 volts common mode, and the differential gain is 2.0 ± 3 percent. 
However, a problem exists in achieving a bandwidth of at least 4.0 MHz. Other required 
parameters ore listed as follows: 
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a. The input impedance must be at least 100 kilohms differential and at least 
1 megohm common mode. 
b. The common mode to differential conversion must be no greater than 100 
microvolts differential output p&r volt of common mode. 
c. The output impedance should not exceed 100 ohms. 
The similarity between the transconductance amplifier and the receiver circuit 
should be exploited to minimize development costs. 
13.2.2.3 Clock Detector 
The clock detector is considered a critical circuit because of its requirement to 
detect the reset condition within the clock signal for synchronization. The clock signal must 
be arnplified and converted into a logic level, which is subsequently counted down, The clock 
detector will generate a counter reset command upon the absence of two clock cycles. Required 
parameters of this circuit are listed below: 
a. 	 The input impedance must be greater than 10,000 ohms differential and 
10,000 ohms common mode. 
b. 	 The peak-to-peak amplitude of the clock will be 500 millivolts to 1.50 volts. 
c. 	 The frequency of Ihe clock is 2.56 megahertz. The outputs must be a 
logically compatible clock signal and reset signal. 
13.2.3 Digital Station 
The Digital Station Module Multiplexer and Demultiplexer, appearing in the 
specifications portion of section 12.0 of this report, are both considered microcircuit elements. 
These circuits are also discussed in section 13.1.4. 
13-A 
SECTION 14.0
 
FUTURE SMDS DEVELOPMENT
 
14.0 FUTURE SMDS DEVELOPMENT 
The preceding sections oF this report have conceived, analized, developed, and 
specified hardware which, when implemented, will comprise a Space Bose Telecommunications 
System. Several recomm'mdations are made at the conclusion of volume I (section 5). The first 
of these recommendations is for further study in the areas of extended bandwidth, bus routing, 
and 1DM transmission via video channels. These tasks must precede the development of any of 
the SMDS UHF modems. The second recommendation, for further survey and research into 
parallel and related development efforts by industry, may be carried on concurrently with the 
three study tasks described previously. The hardware development for the modules and subunits 
specified in sections 7 through 12 of this repori, may begin only after the execution of the first 
two recommendations. 
The level of effort for the three study tasks is on the order of 8,000 to 10,000 
dollars each, for a period of 6 to 9 months. The implamentation of !he second recommendation 
may be conducted at several levels, ranging from a vendor survey to a large-scale components 
evaluation program. The approximate cost and schedule for a program of this type is dependent 
upon +he level of effort desired. The third recommendation for hardware development should 
proceed on those items which can be identified as necessary for future space vehicle telecom­
munications requirements. Again, costs and schedules are dependent upon the level of effort 
desired, which may range from breadboard development models to deliverable prototype equip­
ment. 
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